polito.it
Politecnico di Torino (logo)

List of theses with "Calimera, Andrea as relator"

Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Group by: Date | No Grouping
Number of items: 12.

26 October 2017

[img] Luca Mocerino. Data-flow analysis and optimization in Convolutional Neural Networks on-chip. Rel. Andrea Calimera. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Informatica (Computer Engineering), 2017

[img] Federico Pugliese. Optimization and compression methods for recurrent neural networks on-chip. Rel. Andrea Calimera, Valerio Tenace. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Informatica (Computer Engineering), 2017

15 December 2017

[img] Francesco Buttafuoco. Hardware Acceleration of Image Processing Algorithms on Low-Power Embedded Platforms. Rel. Andrea Calimera. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Informatica (Computer Engineering), 2017

29 October 2018

[img] Antonio Cipolletta. A CoSimulation Framework for Assessment of Power Knobs in Deep-Learning Accelerators. Rel. Andrea Calimera. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Informatica (Computer Engineering), 2018

[img] Nicolo' Morando. Design of a distributed control unit for reconfigurable CNN accelerators. Rel. Andrea Calimera, Valerio Tenace. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Informatica (Computer Engineering), 2018

[img] Adriele Burco. Exploring Neural-symbolic Integration Architectures for Computer Vision. Rel. Andrea Calimera. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering), 2018

[img] Alessio Burrello. One-shot Learning for Seizure Detection and Identification of Epileptogenic Brain Regions from Long-time Human iEEG Recording with End-to-end Binary Operations. Rel. Andrea Calimera. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering), 2018

14 December 2018

Francesco Vaiana. Architectural design of a configurable hardware accelerator for neural network processing. Rel. Andrea Calimera. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Informatica (Computer Engineering), 2018

[img] Alessandro Costantini. Convolutional Neural Networks-based recognition pipeline for Robot Manipulation. Rel. Andrea Calimera. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Informatica (Computer Engineering), 2018

Flavio Ponzina. Hardware Aware Optimization of Embedded Convolutional Neural Networks. Rel. Andrea Calimera. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Informatica (Computer Engineering), 2018

[img] Fabio Castagno. Key Management Unit for RISC-V Secure Processor. Rel. Andrea Calimera. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering), 2018

18 December 2019

[img] Giuseppe Calderoni. Hardware acceleration for AI, robust pose estimation and neural networks. Rel. Andrea Calimera. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering), 2019

This list was generated on Wed Apr 1 23:02:48 2020 CEST.