Rehan Razzaque Rajput
Machine Learning for the generation of vias in Integrated Circuits.
Rel. Andrea Calimera. Politecnico di Torino, Corso di laurea magistrale in Ict For Smart Societies (Ict Per La Società Del Futuro), 2020
Abstract
Integrated circuits are at the core of the electronic systems. They deliver the functionality of the system within the design envelope for power, performance and form factor. A typical IC consists of multiple layers of metal and polysilicon which are interconnected by electrical connections called vias. In IC fabrication, vias can be generated wherever two or more conductive layers overlap. However, via generation is bound by certain constraints that need not be violated. In today’s competitive market, all the major semiconductor and systems companies need to have unique features in their design that should stand out in the market. For this reason, every company has its own set of constraints.
The current heuristic algorithm used for via generation - called AutoVia - is proving to be slow for very large scale designs
Relatori
Anno Accademico
Tipo di pubblicazione
Numero di pagine
Informazioni aggiuntive
Corso di laurea
Classe di laurea
Ente in cotutela
Aziende collaboratrici
URI
![]() |
Modifica (riservato agli operatori) |
