Browse by Relators
![[up]](/style/images/multi_up.png)
Up a levelGroup by: Date | No Grouping
Jump to: 16 April 2021
Number of items: 2.
16 April 2021
-
Danilo Pesaresi.
Implementazione hardware di NTRU su FPGA = Hardware implementation of NTRU on FPGA.
Rel. Guido Masera, Andrea Molino, Gabriele Coppolino. Politecnico di Torino, Master of science program in Electronic Engineering, 2021
Preview -
Giulio Pecoraro.
Implementazione hardware di SHA-3 e HMAC su FPGA = Hardware implementation of SHA-3 and HMAC on FPGA.
Rel. Maurizio Martina, Gabriele Coppolino, Andrea Molino. Politecnico di Torino, Master of science program in Electronic Engineering, 2021
Preview
