28 July 2020

• Antonia Ieva. Speed-up of RISC-V core using Logic-In-Memory operations. Rel. Marco Vacca, Marco Ottavi. Politecnico di Torino, Master of science program in Electronic Engineering, 2020
  

  

  Preview