Master degree in Electronic Engineering - Embedded systems

Speed-up of RISC-V core using Logic-in-Memory operations

Supervisors:
Marco Vacca - Politecnico di Torino
Marco Ottavi - Università degli Studi di Roma Tor Vergata

Candidate:
Antonia Ieva - s253237

Academic year
2019 - 2020
Abstract

The memory-wall is a known issue in modern computing systems, that states the difference in terms of speed between memory and processor in a typical Von-Neumann architecture. The memory low speed masks the actual processor speed, becoming the bottleneck of the communication between these units. To overcome this problem, many research works started moving towards new memory architectures that allow to increase the communication speed or to distribute part of the arithmetic computations in the memory itself.

The Logic-in-Memory (LiM) is a new memory architecture that offers the possibility to have a unit that merges storage and computational capabilities. The literature offers many applications of the Logic-in-Memory concept, but this work aims to integrate the Logic-in-Memory architecture in a real-world computing system such as RI5CY. The RI5CY processor, part of the RISC-V family, has been chosen because it offers the possibility to customise the available Instruction Set Architecture (ISA) and then to add new instructions that support the new memory potentials.

The intention of this work is to show that the new memory architecture improves the average programs execution time, because it reduces the number of memory accesses by performing some logical operations or entire algorithms directly in memory.

The Logic-in-Memory proposed, is able to perform bitwise operations between some memory locations and a given input mask, and it can also compute the maximum and minimum value of the data stored.

To integrate this new memory into the RI5CY core, two solutions have been explored: 'Same Interface' and 'New Interface'. In the 'Same Interface' solution, the RI5CY introduces new instructions to coordinate the new memory operations, but it maintains the original interface with the memory. Instead, in the 'New Interface' solution, the interface is changed to maximise the efficiency of the memory operations, therefore the new instructions are adapted accordingly.

Both implementations show an important reduction of the execution time in the tested algorithms, so the Logic-in-Memory can be considered a valid approach to overcome the memory-wall problem and in general to speed-up the programs execution.

Keywords: Logic-in-Memory, RISC-V, memory-wall
## 4 Logic-in-Memory in RI5CY Framework

1. Logic-in-Memory State of Art .................. 42
2. Logic-in-Memory architecture .................. 44
   2.1 Bitwise operations - Logic-in-Memory cell ...... 45
   2.2 Maximum and minimum computation - logic around array ... 46
   2.3 Range operations .......................... 47
3. Logic-in-Memory ISA extension .................. 48
   3.1 Same interface Memory-Processor ISA extension ... 48
   3.2 New interface Memory-Processor ISA extension ...... 51
4. Architectural changes in RISC-V project ........ 53
   4.1 Same interface Memory-Processor RI5CY change ...... 53
   4.2 Same interface Memory-Processor RI5CY changes ...... 54
   4.3 Differences between the Logic-in-Memory implementations ... 55

## 5 Simulations and Synthesis .................. 57

1. Tools ........................................ 57
2. Simulation with custom programs .................. 57
   2.1 Bitwise .................................... 58
   2.2 Max-Min .................................... 61
3. Simulation with standard programs .................. 64
   3.1 Database search with Bitmap Indexes algorithm ...... 64
   3.2 AES Addroundkey algorithm .................. 68
   3.3 Transport problem - Least Cost Method algorithm ... 71
4. Simulation Results Analysis .................. 75
5. Synthesis ...................................... 76

## 6 Conclusions and Future Work ................. 78

## A System Verilog basics .................. 80

1. Introduction .................................... 80
2. Data objects and data types .................. 80
   2.1 Data types .................................... 80
   2.2 Data objects .................................... 82
3. Literal Values .................................... 83
4. Operators ...................................... 84
5. Signals and Constants .................. 84
6. Continuous assignments .................. 85
7. Procedural assignments .................. 86
   7.1 Procedural blocks .................................... 86
   7.2 Procedural statements .................. 89
8. Design elements .................. 90
   8.1 Module .................................... 90
   8.2 Interface .................................... 93
   8.3 Package .................................... 94
   8.4 Program .................................... 94
9. Assertion ..................................... 95
   9.1 Immediate assertions .................. 96
   9.2 Concurrent assertions .................. 97
   9.3 Binding assertion .................. 100
10. System tasks and system functions .................. 101
<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>10.1 Simulation time functions</td>
<td>102</td>
</tr>
<tr>
<td>10.2 Math functions</td>
<td>102</td>
</tr>
<tr>
<td>10.3 Severity tasks</td>
<td>102</td>
</tr>
<tr>
<td>10.4 Assertion tasks</td>
<td>103</td>
</tr>
</tbody>
</table>

Appendices 80
List of Figures

1.1 Memory-wall problem ........................................... 1
2.1 RISC-V instruction length encoding. .......................... 5
2.2 Integer registers ............................................... 5
2.3 Instruction formats ............................................. 6
2.4 Integer Register-Immediate instructions with I-type format ...... 7
2.5 Integer Register-Immediate instructions with special I-type format .... 7
2.6 Integer Register-Immediate instructions with U-type format .......... 7
2.7 Integer Register-Register instructions with R-type format .......... 8
2.8 Control Transfer instruction with J-type format .................. 8
2.9 Control Transfer instruction with I-type format .................. 9
2.10 Control Transfer instructions with B-type format ................. 9
2.11 Load instructions with I-type format ........................... 10
2.12 Store instructions with S-type format .......................... 10
2.13 CSR instructions with I-type format ........................... 11
2.14 Timer and Counter Instructions with I-type format .............. 11
2.15 Multiplication instructions with R-type format .................. 12
2.16 Division instructions with R-type format ........................ 12
2.17 Floating-Point Register File .................................. 13
2.18 Floating-Point Status and Control Register ....................... 13
2.19 Single-Precision Load & Store Instructions with S and B format .... 14
2.20 Single-Precision Register to Register Instructions with R-type format .... 14
2.21 Single-Precision Register to Register Fused Instructions with specific type format ...................................................... 15
2.22 Single-Precision Instruction to Integer and Integer to Single-Precision Instructions with R-type format .................. 16
2.23 Single-Precision Move Instructions with R-type format .......... 16
2.24 Single-Precision Move Instructions with R-type format .......... 16
2.25 Single-Precision Comparison Instructions with R-type format .... 17
2.26 Single-Precision Classify Instruction with R-type format .......... 17
2.27 Compressed 16-bit RVC instruction formats. ....................... 18
2.28 Three-bit registers rs1’, rs2’, and rd’ .......................... 18
2.29 Stack-pointer-based Load and Stores with CI-type format ......... 18
2.30 Stack-pointer-based Load and Stores with the CSS-type format .... 19
2.31 Register-based Load and Stores with CL-type format ............. 19
2.32 Register-based Load and Stores with CS-type format ............. 19
2.33 Compressed Control Transfer instructions with CJ-type format .... 20
2.34 Compressed Control Transfer instructions with CR-type format .... 20
2.35 Compressed Control Transfer instructions with CB-type format .... 20
2.36 Compressed Integer Constant-Generation instructions with CI-type format ... 21
2.37 Compressed Integer Register-Immediate instructions with CI-type format ... 21
LIST OF FIGURES

2.38 Compressed Integer Register-Immediate instructions with CIW-type format 21
2.39 Compressed Integer Register-Immediate instructions with CI-type format 22
2.40 Compressed Integer Register-Immediate instructions with CB-type format 22
2.41 Compressed Integer Register-Immediate instructions with CB-type format 22
2.42 Compressed Integer Register-Register instructions .................................. 23
2.43 Compressed Integer Register-Register instructions ................................. 23
2.44 Compressed NOP instruction ................................................................. 23
2.45 Compressed breakpoint instruction with CR-type format ......................... 23

3.1 RI5CY Hardware loops mapping in CSR address space .......................... 25
3.2 RI5CY block diagram ........................................................................... 26
3.3 Timing diagram Instruction memory/cache communication protocol ......... 27
3.4 Timing diagram Data memory/cache communication protocol ................. 28
3.5 RI5CY pipeline ..................................................................................... 29
3.6 IF stage block diagram .......................................................................... 30
3.7 ID stage block diagram .......................................................................... 34
3.8 EX stage block diagram .......................................................................... 38
3.9 LSU stage block diagram ......................................................................... 39
3.10 Peripherals and Memory model organisation ......................................... 41

4.1 Logic-in-Memory typologies .................................................................. 43
4.2 Dual port Logic-in-Memory high level architecture ................................. 45
4.3 Logic-in-Memory bit-cell ......................................................................... 45
4.4 Around-array logic for max-min computation ......................................... 46
4.5 Range decoder ....................................................................................... 48
4.6 RISC-V-Logic-in-Memory interface in the 'Same interface' implementation 49
4.7 New ISA for 'Same interface' implementation ......................................... 49
4.8 Waveforms for 'Same interface' implementation ..................................... 50
4.9 RISC-V-Logic-in-Memory interface in the 'New interface' implementation 51
4.10 New ISA for 'New interface' implementation ......................................... 51
4.11 Waveforms for 'New interface' implementation ..................................... 52
4.12 ID stage architectural change for 'Same interface' implementation ........ 53
4.13 ID stage architectural change for 'New interface' implementation .......... 54
4.14 LSU stage architectural change for 'New interface' implementation ....... 55
4.15 Logic-in-Memory implementation differences ....................................... 55

5.1 Estimation execution time bitwise.c in old_ISA, newIF_ISA and sameIF_ISA 59
5.2 Estimation execution time max_min.c in old_ISA, newIF_ISA and sameIF_ISA 63
5.3 Bitmap indexes example: query result .................................................... 65
5.4 Estimation execution time bitmap_search.c in old_ISA, newIF_ISA and sameIF_ISA ................................................................. 67
5.5 AES encryption algorithm ..................................................................... 69
5.6 Estimation execution time transport_min_cost.c in old_ISA, newIF_ISA and sameIF_ISA ................................................................. 74
## List of Tables

<table>
<thead>
<tr>
<th>Table</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.1</td>
<td>Floating-point format encoding</td>
<td>15</td>
</tr>
<tr>
<td>2.2</td>
<td>Domains of float-to-integer conversions and behavior for invalid inputs</td>
<td>15</td>
</tr>
<tr>
<td>2.3</td>
<td>Format of result of FCLASS instruction</td>
<td>17</td>
</tr>
<tr>
<td>3.1</td>
<td>Instruction memory/cache communication protocol</td>
<td>27</td>
</tr>
<tr>
<td>3.2</td>
<td>Data memory/cache communication protocol</td>
<td>28</td>
</tr>
<tr>
<td>5.1</td>
<td>Bitmap indexes example: students age ranges mapped with bits</td>
<td>65</td>
</tr>
<tr>
<td>5.2</td>
<td>Transport problem example</td>
<td>72</td>
</tr>
<tr>
<td>5.3</td>
<td>Simulation results comparison</td>
<td>76</td>
</tr>
<tr>
<td>5.4</td>
<td>Synthesis results comparison</td>
<td>77</td>
</tr>
<tr>
<td>A.1</td>
<td>SystemVerilog operators</td>
<td>84</td>
</tr>
</tbody>
</table>
Chapter 1

Problem statement

Nowadays, every computing system typically includes a microprocessor, that performs arithmetic operations, and a memory, used to read instructions and store data. A computing system that has a shared memory for instructions and data is classified as Von-Neumann architecture.

Over the last decades the technology progress led CPUs to become faster and faster. Advanced design techniques, such as pipelining, contributed to increase even more the clock frequency of microprocessors. Nevertheless, the improvements adopted to increase the processor speed are masked by the much slower improvement in memory speed. As a matter of fact, the memory-wall problem is defined as the gap in terms of speed between the processor and the memory (see Figure 1.1) [1].

![Figure 1.1: Memory-wall problem](image)

Many solutions have been adopted to overcome this issue. The most common solution, available in all computing systems, is the memory hierarchy. In fact, the memory hierarchy classifies the memories according to speed, complexity and capacity. Typically smaller and faster memories are placed really close the microprocessor (e.g. cache memories), while bigger and slower memories are placed far from the microprocessor and do not interact directly with it (DRAM). The most frequently-accessed data or instructions are copied into the high-speed memories, therefore the access to less-frequent instructions and data stored into the low-speed memories is done less often.
This thesis aims to introduce the Logic-in-Memory (LiM) concept as an alternative solution to the stated problem. The Logic-in-Memory mixes logic and memory in the same device, so that the workload of the arithmetic computations is not concentrated only on the CPU, but is distributed between CPU and memory. The central issue of the memory-wall problem is the constant communication between CPU and memory. As a matter of fact, the LiM is a valid solution because it would guarantee a less number of accesses in memory. In fact, a partial data manipulation can be performed directly in the memory itself. As a consequence, there would be a reduction of the number of operations performed with the memory frequency.

The work done in this research will focus on the architectural implementation of a Logic-in-memory model, and the related speed advantage it would guarantee in a computing system.
Chapter 2

RISC-V ISA

1 RISC-V ISA overview

The computing system chosen for this thesis is a RISC-V core. RISC-V is an Instruction Set Architecture (ISA) that was originally designed to support computer architecture research and education. However, it has now become a standard free with an open architecture for industry implementations. The flexibility of this computing system was the main reason why it was chosen for this Logic-in-Memory study.

However, the main features of the RISC-V ISA are summarised below:

- Freely available to academia and industry.
- Suitable for hardware implementation and suitable for any implementation technology: e.g. ASIC or FPGA.
- Extensive user-level ISA: the RISC-V has a base integer ISA, which must be present in any implementations, plus optional extensions to the base ISA.

1.1 Extensions

The base integer RISC-V provides a restricted set of instructions, sufficient to provide a reasonable target for compilers, assemblers, linkers, and operating systems, so exhaustive enough to build a software toolchain skeleton. Around the base integer RISC-V is possible to build a more customized processor ISAs. As a matter of fact, the extensions to the basic ISA introduce instructions that provide new capabilities for architecture in order to improve code density and performance. While the base integer RISC-V is mandatory for any extensions, any customised RISC-V architecture can be expanded according one or more extensions. Between all the possible RISC-V extensions, it is possible distinguish standard and non-standard extensions:

1. *Standard extensions* should be generally useful and should not conflict with other standard extensions.

2. *Non-standard extensions* may be highly specialized, or may conflict with other standard or non-standard extensions.

Most common standard extensions:

- **Base I.** The base integer ISA is named “I” (prefixed by RV32 or RV64 depending on the architecture parallelism), and contains integer computational instructions,
CHAPTER 2. RISC-V ISA

integer loads and stores in memory, and control-flow instructions, and is mandatory for all RISC-V implementations.

- **Extension C.** The standard compressed instruction set extension, named “C”, aims to reduce static and dynamic code size by adding short 16-bit instruction encodings for common operations. The C extension can be added to any of the base ISAs.

- **Extension M.** The standard integer multiplication and division extension named “M”, adds instructions to multiply and divide integer values.

- **Extension A.** The standard atomic instruction extension, denoted by “A”, adds instructions that atomically read, modify, and write memory for synchronization purposes.


- **Extension D.** The standard double-precision floating-point extension, denoted by “D”, expands the floating-point registers, and adds double-precision computational instructions, loads, and stores.

Usually the most common unions between different extensions is indicated with an abbreviation. For example, the group "IMAFD" has the abbreviation “G” and provides a general-purpose scalar instruction set, then the implementation is called RV32G or RV64G according to the parallelism. While, the case of study of this thesis will be the R15CY that represents the group "IMFC", so in the next sections all the extensions related to this implementation will be analysed.

While standard extensions exploit the most common processor operations, non-standard extensions instead, can be created for any scopes and for any specialised operations that the processor might perform. Therefore, the power and advantage of RISC-V ISA is the possibility to be customised by anyone in order to meet the requirements of any specific applications.

### 1.2 Instruction Encoding

The base integer ISA has a fixed instructions length equal to 32 bits. However, the standard RISC-V encoding scheme is designed to support ISA extensions with variable-length instructions, where each instruction can have a length equal to a multiple of 16 bits.

- All the 32-bit instructions in the base ISA have their lowest two bits set to 11.

- The optional compressed 16-bit instruction-set extensions have their lowest two bits equal to 00, 01, or 10.

- Standard instruction-set extensions encoded with more than 32 bits have additional low-order bits set to 1, with the conventions for 48-bit and 64-bit lengths shown in Figure 2.1.

- Instruction lengths between 80 bits and 176 bits are encoded using a 3-bit field in bits [14:12] giving the number of 16-bit words in addition to the first 5x16-bit words. The encoding with bits [14:12] set to 111 is reserved for future longer instruction encodings.
CHAPTER 2. RISC-V ISA

2 RV32I Base Integer Instruction Set

This section shows the details about the base integer RISC-V ISA.

2.1 User visible registers

RISC-V ISA guarantees the presence of 31 general-purpose registers x1–x31 in the RISC-V core which hold integer values, as shown in Figure 2.2. Register x0 is hardwired to the constant 0. The term XLEN is used to refer to the width of an x register in bits (either 32 in RV32 or 64 in RV64). However, even most of the instructions are independent on the length of the registers, in this thesis will be considered only instructions supported for a 32-bit core.

Figure 2.2: Integer registers
2.2 Base Instruction Formats

In the base ISA, there are six instruction formats (R/I/S/U/B/J) as shown in Figure 2.3. All formats have a fixed 32 bits in length and must be aligned on a four-byte boundary in memory.

RISC-V ISA keeps the source (rs1 and rs2) and destination (rd) registers at the same position in all formats to simplify decoding.

- **R format**: it is very straightforward. In fact, R type instructions have both sources that are registers.
- **I format**: the sources are one immediate and one register.
- **S format**: it manages one immediate and two source registers.
- **B format**: as the S type, it has one immediate and two source registers. The 12-bit immediate field is used to encode branch offsets in multiples of 2.
- **U format**: it has an immediate as the only source. The 20-bit immediate is shifted left by 12 bits.
- **J format**: as the U type, it has one immediate as source. The 20-bit immediate is shifted left by 1 bit in this case.

![Figure 2.3: Instruction formats](image)

2.3 Integer Computational Instructions

Integer computational instructions are either encoded as register-immediate operations using the I-type format or as register-register operations using the R-type format. The destination is register rd for both register-immediate and register-register instructions. Integer computational instructions do not cause arithmetic exceptions.

### 2.3.1 Integer Register-Immediate Instructions

Instructions with I-type format in Figure 2.4:

- **ADDI**: It adds the sign-extended 12-bit immediate to register rs1. Arithmetic overflow is ignored and the result is simply the low XLEN bits of the result.
- **NOP**: This instruction does not change any user-visible states, except for advancing the Program Counter (PC). NOP is encoded as ADDI x0, x0, 0.
- **SLTI**: It means "set less than immediate" and it places the value 1 in register rd if register rs1 is less than the sign-extended immediate, else 0 is written to rd. rs1 is also treated as a signed-number.
• **SLTIU.** It is similar the previous one, but compares the values as unsigned numbers.

• **ANDI, ORI, XORI.** They are logical operations that perform bitwise AND, OR, and XOR on register rs1 and the sign-extended 12-bit immediate and place the result in rd.

<table>
<thead>
<tr>
<th>imm[11:0]</th>
<th>rs1</th>
<th>funct3</th>
<th>rd</th>
<th>opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td>12</td>
<td>5</td>
<td>3</td>
<td>7</td>
<td>5</td>
</tr>
<tr>
<td>I-immediate[11:0]</td>
<td>src</td>
<td>ANDI/ORI/XORI</td>
<td>dest</td>
<td>OP-IMM</td>
</tr>
</tbody>
</table>

**Figure 2.4:** Integer Register-Immediate instructions with I-type format

Figure 2.5 lists instructions that use the I-type format in a specialized way. The immediate number is encoded in such a way a shift by a constant operation is performed. The operand to be shifted is in rs1, and the shift amount is encoded in the lower 5 bits of the I-immediate field. The right/left shift type is encoded in a high bit of the I-immediate.

• **SLLI.** It is a logical left shift (zeros are shifted into the lower bits).

• **SRLI.** It is a logical right shift (zeros are shifted into the upper bits).

• **SRAI.** It is an arithmetic right shift (the original sign bit is copied into the vacated upper bits).

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>5</td>
<td>5</td>
<td>3</td>
<td>5</td>
<td>7</td>
</tr>
<tr>
<td>00000000</td>
<td>shamt[4:0]</td>
<td>src</td>
<td>SLLI</td>
<td>dest</td>
<td>OP-IMM</td>
</tr>
<tr>
<td>00000000</td>
<td>shamt[4:0]</td>
<td>src</td>
<td>SRLI</td>
<td>dest</td>
<td>OP-IMM</td>
</tr>
<tr>
<td>01000000</td>
<td>shamt[4:0]</td>
<td>src</td>
<td>SRAI</td>
<td>dest</td>
<td>OP-IMM</td>
</tr>
</tbody>
</table>

**Figure 2.5:** Integer Register-Immediate instructions with special I-type format

Figure 2.6 lists instructions that use the U-type format:

• **LUI.** It means "load upper immediate", it is used to build 32-bit constants and uses the U-type format. It places the U-immediate value in the top 20 bits of the destination register rd, filling in the lowest 12 bits with zeros.

• **AUIPC.** It means "add upper immediate to PC", it is used to build PC-relative addresses and uses the U-type format. AUIPC forms a 32-bit offset from the 20-bit U-immediate, filling in the lowest 12 bits with zeros, adds this offset to the PC, then places the result in register rd.

<table>
<thead>
<tr>
<th>imm[31:12]</th>
<th>rd</th>
<th>opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td>20</td>
<td>5</td>
<td>7</td>
</tr>
<tr>
<td>U-immediate[31:12]</td>
<td>dest</td>
<td>LUI</td>
</tr>
<tr>
<td>U-immediate[31:12]</td>
<td>dest</td>
<td>AUIPC</td>
</tr>
</tbody>
</table>

**Figure 2.6:** Integer Register-Immediate instructions with U-type format

### 2.3.2 Integer Register-Register Operations

This set of instructions use the R-type format, where rs1 and rs2 are source registers and the result of an operation is written into the destination register rd. The funct7 and funct3
fields select the type of operation.

Figure 2.7 shows all the instructions of this type.

- **ADD, SUB.** They perform addition and subtraction respectively. Overflows are ignored and the low 32 bits of results are written to the destination.

- **SLT, SLTU.** They perform signed and unsigned compares respectively, writing 1 to rd if rs1 < rs2, 0 otherwise.

- **SLL, SRL, SRA.** They perform logical left, logical right, and arithmetic right shifts on the value in register rs1 by the shift amount held in the lower 5 bits of register rs2.

<table>
<thead>
<tr>
<th>31</th>
<th>25 24 20 19</th>
<th>15 14 12 11</th>
<th>7 6</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>funct7</td>
<td>rs2</td>
<td>rs1</td>
<td>funct3</td>
<td>rd</td>
</tr>
<tr>
<td>7</td>
<td>5</td>
<td>5</td>
<td>3</td>
<td>5</td>
</tr>
<tr>
<td>0000000</td>
<td>src2</td>
<td>src1</td>
<td>ADD/SLT/SLTU</td>
<td>dest</td>
</tr>
<tr>
<td>0000000</td>
<td>src2</td>
<td>src1</td>
<td>AND/OR/XOR</td>
<td>dest</td>
</tr>
<tr>
<td>0000000</td>
<td>src2</td>
<td>src1</td>
<td>SLL/SRL</td>
<td>dest</td>
</tr>
<tr>
<td>0100000</td>
<td>src2</td>
<td>src1</td>
<td>SUB/SRA</td>
<td>dest</td>
</tr>
</tbody>
</table>

Figure 2.7: Integer Register-Register instructions with R-type format

### 2.4 Control Transfer Instructions

RV32I provides two types of control transfer instructions: unconditional jumps and conditional branches.

#### 2.4.1 Unconditional Jumps

- **JAL.** It uses the J-type format, where the J-immediate encodes a signed offset in multiples of 2 bytes. The offset is sign-extended and added to the PC to form the jump target address. JAL stores the address of the instruction following the jump (PC+4) into register rd. See Figure 2.8. It is possible to fulfill unconditional jumps encoding JAL with rd=x0.

- **JALR.** It uses the I-type encoding. The target address is obtained by adding the 12-bit signed I-immediate to the register rs1, then setting the least-significant bit of the result to zero. The address of the instruction following the jump (PC+4) is written to register rd. Register x0 can be used as the destination if the result is not required. See Figure 2.9

The JAL and JALR instructions will generate a misaligned instruction fetch exception if the target address is not aligned to a four-byte boundary. According to the execution environment, the exception should cause the execution of a trap handler.

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>21 20 19</th>
<th>12 11</th>
<th>7 6</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>10</td>
<td>1</td>
<td>8</td>
<td>5</td>
<td>7</td>
</tr>
</tbody>
</table>

offset[20:1] | dest | JAL

Figure 2.8: Control Transfer instruction with J-type format
2.4.2 Conditional Branches

All branch instructions use the B-type instruction format. The 12-bit B-immediate encodes a signed number, that corresponds to the offset to be added to the current PC to compute the target address.

Figure 2.10 lists the B-type instructions:

- **BQE, BNE.** They take the branch if registers rs1 and rs2 are equal or unequal respectively.
- **BLT, BLTU.** They take the branch if rs1 is less than rs2, using signed and unsigned comparison respectively.
- **BGE, BGEU.** They take the branch if rs1 is greater than or equal to rs2, using signed and unsigned comparison respectively.
- **BGT, BGTU, BGT, BGTU.** They can be synthesized by reversing the operands to BLT, BLTU, BGE, and BGEU, respectively.

2.5 Load and Store Instructions

RV32I is a load-store architecture, where only load and store instructions access the memory and arithmetic instructions only operate on CPU registers. RV32I provides a 32-bit user address space that is byte-addressed and little-endian. The execution environment will define what portions of the address space are legal to access. Loads with a destination of x0 must raise any exceptions and action any other side effects even though the load value is discarded.

Load and store instructions transfer a value between the registers and memory. Loads are encoded in the I-type format and stores are encoded in S-type. The effective byte address is obtained by adding register rs1 to the sign-extended 12-bit offset. Loads copy a value from memory to register rd (See Figure 2.11). Stores copy the value in register rs2 to memory (See Figure 2.12).

- **LW, LH, LHU, LB, LBU.** LW loads a 32-bit value from memory into rd. LHU loads a 16-bit value from memory, then sign-extends to 32-bits before storing in rd, while LHU do the same but performing a zero extension to 32 bits. LB and LBU are defined analogously to LH and LHU but for 8-bit values.
- **SW, SH, SB.** They store respectively 32-bit, 16-bit, and 8-bit values from the low bits of register rs2 to memory.

The base ISA supports misaligned accesses for data, but these might be very inefficient and slow, depending on the implementation. For this reason, only aligned loads and stores are guaranteed to execute atomically.

![Figure 2.11: Load instructions with I-type format](image)

![Figure 2.12: Store instructions with S-type format](image)

### 2.6 Control and Status Register Instructions

System information is stored in special registers called Control Status Registers (CSRs). Those registers usually store information about the previous instruction executed and the operating mode. RV32I allows to access those registers with I-type instruction format. According to the implementation, these instructions can require privileged access to be executed.

#### 2.6.1 CSR Instructions

In Figure 2.13 below, the full set of CSR instructions is defined:

- **CSRRW.** It means "Atomic Read/Write CSR", this instruction atomically swaps values in the CSRs and integer registers. CSRRW reads the old value of the CSR, zero-extends the value to 32 bits, then writes it to integer register rd. The initial value in rs1 is written to the CSR. If rd=x0, then the instruction should not read the CSR.

- **CSRRS.** It means "Atomic Read and Set Bits in CSR", this instruction reads the value of the CSR, zero-extends the value to 32 bits, and writes it to integer register rd. The initial value in integer register rs1 is treated as a bit mask that specifies bit positions to be set in the CSR. Any bit that is high in rs1 will cause the corresponding bit to be set in the CSR, if that CSR bit is writable. Other bits in the CSR are unaffected. As for the previous instruction, if rs1=x0, then the instruction will not write to the CSR at all.

- **CSRRC.** It means "Atomic Read and Clear Bits in CSR", this instruction reads the value of the CSR, zero-extends the value to 32 bits, and writes it to integer register rd. The initial value in integer register rs1 is treated as a bit mask that specifies bit positions to be cleared in the CSR. Any bit that is high in rs1 will cause the corresponding bit to be cleared in the CSR, if that CSR bit is writable. Other bits in the CSR are not changed. If rs1=x0, then the instruction will not write to the CSR at all.
• **CSRWI, CSRRSI, CSRRCI.** They are variants of the previous ones and they are similar except they update the CSR using an 32-bit value obtained by zero-extending a 5-bit unsigned immediate (uimm[4:0]) field encoded in the rs1 field instead of a value from an integer register.

For CSRRSI and CSRRCI, if the uimm[4:0] field is zero, then these instructions will not write to the CSR. For CSRWI, if rd=x0, then the instruction should not read the CSR.

<table>
<thead>
<tr>
<th>Source/Dest</th>
<th>uimm[4:0]</th>
<th>rs1</th>
<th>funct3</th>
<th>rd</th>
<th>Opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td>source/dest</td>
<td>uimm[4:0]</td>
<td>CSRRW</td>
<td>dest</td>
<td>SYSTEM</td>
<td></td>
</tr>
<tr>
<td>source/dest</td>
<td>uimm[4:0]</td>
<td>CSRRS</td>
<td>dest</td>
<td>SYSTEM</td>
<td></td>
</tr>
<tr>
<td>source/dest</td>
<td>uimm[4:0]</td>
<td>CSRRC</td>
<td>dest</td>
<td>SYSTEM</td>
<td></td>
</tr>
</tbody>
</table>

![Figure 2.13: CSR instructions with I-type format](image)

### 2.6.2 Timers and Counters

RV32I provides a number of 64-bit read-only user-level counters, which are mapped into the 12-bit CSR address space and accessed in 32-bit pieces using CSRRS instructions.

- **RDCYCLE[H]**. The RDCYCLE pseudo-instruction reads the low 32 bits of the cycle CSR which holds a count of the number of clock cycles executed by the processor core which is running from an arbitrary start time in the past. RDCYCLEH is an RV32I-only instruction that reads bits 63–32 of the same cycle counter. Details like the cycle rate (cycles/second) of the counter will depend on the implementation.

- **RDTIME[H]**. The RDTIME pseudo-instruction reads the low 32 bits of the time CSR, which counts the real time that has passed from an arbitrary start time in the past. RDTIMEH is an RV32I-only instruction that reads bits 63–32 of the same real-time counter. The execution environment should provide means of determining the period of the real-time counter (seconds/tick).

- **RDINSTRET[H]**. This pseudo-instruction reads the low 32 bits of the instret CSR, which counts the number of instructions retired from some arbitrary start point in the past. RDINSTRETH is an RV32I-only instruction that reads bits 63–32 of the same instruction counter.

<table>
<thead>
<tr>
<th>Source/Dest</th>
<th>uimm[4:0]</th>
<th>rs1</th>
<th>funct3</th>
<th>rd</th>
<th>Opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td>source/dest</td>
<td>uimm[4:0]</td>
<td>CSRRW</td>
<td>dest</td>
<td>SYSTEM</td>
<td></td>
</tr>
<tr>
<td>source/dest</td>
<td>uimm[4:0]</td>
<td>CSRRS</td>
<td>dest</td>
<td>SYSTEM</td>
<td></td>
</tr>
<tr>
<td>source/dest</td>
<td>uimm[4:0]</td>
<td>CSRRC</td>
<td>dest</td>
<td>SYSTEM</td>
<td></td>
</tr>
</tbody>
</table>

![Figure 2.14: Timer and Counter Instructions with I-type format](image)

### 3 RV32M Base Integer Instruction Set

The extension named "M" introduces the standard integer multiplication and division instructions, that multiply or divide values held in two integer registers.
3.1 Multiplication Instructions

- **MUL, MULH, MULHU, MULHSU.** MUL performs a 32-bit multiplication and places the lower 32 bits in the destination register. MULH, MULHU, and MULHSU perform the same multiplication but return the upper 32 bits of the full 32-bit product, for signed X signed, unsigned X unsigned, and signed X unsigned multiplication respectively.

<table>
<thead>
<tr>
<th>funct7</th>
<th>rs2</th>
<th>rs1</th>
<th>funct3</th>
<th>rd</th>
<th>opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>5</td>
<td>5</td>
<td>3</td>
<td>5</td>
<td>7</td>
</tr>
<tr>
<td>MULDIV</td>
<td>multiplier</td>
<td>multiplicand</td>
<td>MUL/MULH[</td>
<td>S</td>
<td>U]</td>
</tr>
</tbody>
</table>

Figure 2.15: Multiplication instructions with R-type format

3.2 Division Instructions

- **DIV, DIVU.** They perform signed and unsigned integer division of 32 bits by 32 bits.

- **REM, REMU.** They provide the remainder of the corresponding division operation.

<table>
<thead>
<tr>
<th>funct7</th>
<th>rs2</th>
<th>rs1</th>
<th>funct3</th>
<th>rd</th>
<th>opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>5</td>
<td>5</td>
<td>3</td>
<td>5</td>
<td>7</td>
</tr>
<tr>
<td>MULDIV</td>
<td>divisor</td>
<td>dividend</td>
<td>DIV[U]/REM[U]</td>
<td>dest</td>
<td>OP</td>
</tr>
</tbody>
</table>

Figure 2.16: Division instructions with R-type format

4 RV32F Single-Precision Floating-Point Instruction Set

The "F" extension describes the standard instruction-set for single-precision floating-point numbers.

4.1 User visible registers

The F extension requires 32 floating-point registers, f0–f31, and a Floating-point Control and Status Register (FCSR), which contains the operating mode and exception status of the floating-point unit. Figure 2.17 shows the floating-point register file and the FCSR. The term FLEN describes the width of the floating-point registers in the RISC-V ISA. FLEN=32 corresponds to length for single-precision floating-point extension.

4.2 Floating-Point Control and Status Register Instructions

As for the integer CSRs, the Floating-point Control and Status Register (FCSR), is a 32-bit register than can be written or read. In fact, it allows to select the dynamic rounding mode for floating-point arithmetic operations and holds the arised exception flags, as shown in Figure 2.18.

- **FRCRSR.** It reads FCSR by copying it into integer register rd.

- **FSCSR.** It swaps the value in FCSR by copying the original value into integer register rs1, and then writing a new value obtained from integer register rs1 into FCSR.
• **FRRM.** It reads the Rounding Mode field \( frm \) and copies it into the least-significant three bits of integer register \( rd \), with zero in all other bits.

• **FSRM.** It swaps the value in \( frm \) by copying the original value into integer register \( rd \) and then, writing a new value obtained from the three least-significant bits of integer register \( rs1 \) into \( frm \).

• **FRFLAGS, FSFLAGS.** Instructions defined for the Accrued Exception Flags \( fflags \), then they respectively copy the field in \( rd \) and swap the values with register \( rs1 \).

• **FSRMI, FSFLAGSI.** Instructions defined to swap \( frm \) or \( fflags \) with an immediate value instead of a register \( rs1 \).

More details about the Accrued Exception Flags \( fflags \) or the Rounding Mode \( frm \) fields are not discussed because out of the scope of this work.
4.3 Single-Precision Load and Store Instructions

Floating-point loads and stores use the same base+offset addressing mode as the integer base ISA, with a base address in register rs1 and a 12-bit signed byte offset.

- **FLW.** The FLW instruction loads a single-precision floating-point value from memory into floating-point register rd.
- **FSW.** It stores a single-precision value from floating-point register rs2 to memory.

![Figure 2.19: Single-Precision Load & Store Instructions with S and B format](image)

4.4 Single-Precision Floating-Point Computational Instructions

Floating-point arithmetic instructions with one or two source operands use the R-type format with the OP-FP opcode. The following instructions perform single-precision floating-point operations between rs1 and rs2, writing the result to rd.

- **FADD.S.** It performs the addition.
- **FSUB.S.** It performs the subtraction.
- **FMUL.S.** It performs the multiplication.
- **FDIV.S.** It performs the division.
- **FMIN.S.** It writes the smaller between rs1 and rs2 to rd.
- **FMAX.S.** It writes the larger between rs1 and rs2 to rd.
- **FSQRT.S.** It computes the square root of rs1 and writes the result to rd.

![Figure 2.20: Single-Precision Register to Register Instructions with R-type format](image)

The 2-bit floating-point format field *fmt* is encoded as shown in Table 2.1. It is set to S (00) for all instructions in the F extension.

Floating-point ISA combine multiply and add instructions using three source registers (rs1, rs2, and rs3) and a destination register (rd). Fused multiply-add instructions multiply the values in rs1 and rs2, optionally negate the product, then add or subtract the value in rs3, writing the final result to rd. The fused multiply-add instructions must raise the invalid
CHAPTER 2. RISC-V ISA

<table>
<thead>
<tr>
<th>fmt field</th>
<th>Mnemonic</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>S</td>
<td>32-bit single precision</td>
</tr>
<tr>
<td>01</td>
<td>D</td>
<td>64-bit double-precision</td>
</tr>
<tr>
<td>10</td>
<td>-</td>
<td>reserved</td>
</tr>
<tr>
<td>11</td>
<td>Q</td>
<td>128-bit quad-precision</td>
</tr>
</tbody>
</table>

Table 2.1: Floating-point format encoding

operation exception when the multiplicands are $\infty$ and zero, even when the addend is a quiet NaN.

- **FMADD.S.** It computes $rs1 \times rs2 + rs3$.
- **FMSUB.S.** It computes $rs1 \times rs2 - rs3$.
- **FNMSUB.S.** It computes $-rs1 \times rs2 + rs3$.
- **FNMADD.S.** It computes $-rs1 \times rs2 - rs3$.

Figure 2.21: Single-Precision Register to Register Fused Instructions with specific type format

4.5 Single-Precision Floating-Point Conversion Instructions

Floating-point-to-integer and integer-to-floating-point conversion instructions are encoded in the OP-FP opcode space.

- **FCVT.W.S.** It converts a floating-point number in floating-point register rs1 to a signed 32-bit, and writes it integer register rd.
- **FCVT.S.W.** It converts a 32-bit signed integer in integer register rs1 to a floating-point number in floating-point register rd.
- **FCVT.WU.S, FCVT.S.WU.** They are variants of the previous ones and convert to or from unsigned integer values.

If the rounded result does not fit in the destination format, it is clipped to the nearest value and the invalid flag is set. Table 2.2 gives the range of valid inputs for FCVT.int.S and the behavior for invalid inputs.

<table>
<thead>
<tr>
<th>Min valid input (after rounding)</th>
<th>FCVT.W.S</th>
<th>FCVT.WU.S</th>
</tr>
</thead>
<tbody>
<tr>
<td>Max valid input (after rounding)</td>
<td>$-2^{31}$</td>
<td>$2^{32} - 1$</td>
</tr>
<tr>
<td>Output for $-\infty$</td>
<td>$2^{31} - 1$</td>
<td>$0$</td>
</tr>
<tr>
<td>Output for $+\infty$ or NaN</td>
<td>$2^{31} - 1$</td>
<td>$2^{32} - 1$</td>
</tr>
</tbody>
</table>

Table 2.2: Domains of float-to-integer conversions and behavior for invalid inputs
4.6 Single-Precision Floating-Point Move Instructions

Floating-point to floating-point sign-injection instructions. Sign-injection instructions do not set floating-point exception flags (Figure 2.23):

- **FSGNJ.S**. It produces a result that takes all bits except the sign bit from rs1. The result’s sign bit is rs2’s sign bit.
- **FSGNJN.S**. It produces a result that takes all bits except the sign bit from rs1. The result’s sign bit is the opposite of rs2’s sign bit.
- **FSGNJX.S**. It produces a result that takes all bits except the sign bit from rs1. The sign bit is the XOR of the sign bits of rs1 and rs2.

<table>
<thead>
<tr>
<th>funct5</th>
<th>fmt</th>
<th>rs2</th>
<th>rs1</th>
<th>rm</th>
<th>rd</th>
<th>opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td>5</td>
<td>2</td>
<td>5</td>
<td>5</td>
<td>3</td>
<td>5</td>
<td>7</td>
</tr>
<tr>
<td>FCVT.int.fmt</td>
<td>S</td>
<td>W[U]/L[U]</td>
<td>src</td>
<td>RM</td>
<td>dest</td>
<td>OP-FP</td>
</tr>
<tr>
<td>FCVT.fmt.int</td>
<td>S</td>
<td>W[U]/L[U]</td>
<td>src</td>
<td>RM</td>
<td>dest</td>
<td>OP-FP</td>
</tr>
</tbody>
</table>

Figure 2.23: Single-Precision Move Instructions with R-type format

Other instructions are provided to move bit patterns between the floating-point and integer registers.

- **FMV.X.W**. It moves the single-precision value in floating-point register rs1 to the lower 32 bits of integer register rd.
- **FMV.W.X**. It moves the single-precision value from the lower 32 bits of integer register rs1 to the floating-point register rd. The bits are not modified in the transfer.

<table>
<thead>
<tr>
<th>funct5</th>
<th>fmt</th>
<th>rs2</th>
<th>rs1</th>
<th>rm</th>
<th>rd</th>
<th>opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td>5</td>
<td>2</td>
<td>5</td>
<td>5</td>
<td>3</td>
<td>5</td>
<td>7</td>
</tr>
<tr>
<td>FMV.X.W</td>
<td>S</td>
<td>0</td>
<td>src</td>
<td>000</td>
<td>dest</td>
<td>OP-FP</td>
</tr>
<tr>
<td>FMV.W.X</td>
<td>S</td>
<td>0</td>
<td>src</td>
<td>000</td>
<td>dest</td>
<td>OP-FP</td>
</tr>
</tbody>
</table>

Figure 2.24: Single-Precision Move Instructions with R-type format

4.7 Single-Precision Floating-Point Compare Instructions

Floating-point compare instructions perform the specified comparison (equal, less than, or less than or equal) between floating-point registers rs1 and rs2 and record the boolean result in integer register rd.

- **FLT.S, FLE.S**. They perform the *signaling* comparison: an Invalid Operation exception is raised if either input is NaN.
- **FEQ.S**. It performs a *quiet* comparison: it does not cause an Invalid Operation exception.
4.8 Single-Precision Floating-Point Classify Instruction

- **FCLASS.S.** This instruction examines the value in floating-point register rs1 and writes to integer register rd a 10-bit mask that indicates the class of the floating-point number. The format of the mask is described in Table 2.3. The corresponding bit in rd will be set if the property is true and clear otherwise. All other bits in rd are cleared. Note that exactly one bit in rd will be set.

<table>
<thead>
<tr>
<th>rd bit</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>rs1 is $-\infty$.</td>
</tr>
<tr>
<td>1</td>
<td>rs1 is a negative normal number.</td>
</tr>
<tr>
<td>2</td>
<td>rs1 is a negative subnormal number.</td>
</tr>
<tr>
<td>3</td>
<td>rs1 is $-0$.</td>
</tr>
<tr>
<td>4</td>
<td>rs1 is $+0$.</td>
</tr>
<tr>
<td>5</td>
<td>rs1 is a positive subnormal number.</td>
</tr>
<tr>
<td>6</td>
<td>rs1 is a positive normal number.</td>
</tr>
<tr>
<td>7</td>
<td>rs1 is $+\infty$.</td>
</tr>
<tr>
<td>8</td>
<td>rs1 is a signaling NaN.</td>
</tr>
<tr>
<td>9</td>
<td>rs1 is a quiet NaN.</td>
</tr>
</tbody>
</table>

Table 2.3: Format of result of FCLASS instruction.

5 RV32C Compressed Instructions

This standard describes the extension named "C", that contains the RISC-V standard compressed instructions. This extension reduces static and dynamic code size by adding short 16-bit instruction encodings for common instructions. The C extension can be added to any of the base ISAs (RV32, RV64, RV128), and the generic term “RVC” covers any of these. Typically, 50%–60% of the RISC-V instructions in a program can be replaced with RVC instructions, resulting in a 25%–30% code-size reduction.

RVC uses a simple compression scheme that offers shorter 16-bit versions of common 32-bit RISC-V instructions when:

- the immediate or address offset is small;
- one of the registers is the zero register (x0), the ABI link register (x1), or the ABI stack pointer (x2);
- the destination register and the first source register are identical;
- the registers used belong to a subset of 8 registers.
The C extension allows 16-bit instructions to be freely intermixed with 32-bit instructions, with the latter now able to start on any 16-bit boundaries. With the addition of the C extension, JAL and JALR instructions will no longer raise an instruction misaligned exception.

Figure 2.27 shows the eight compressed instruction formats. CR, CI, and CSS can use any of the 32 RVI registers, but CIW, CL, CS, and CB are limited to just 8 of them. Figure 2.28 lists these subset of registers, which correspond to registers range from x8 to x15.

### Figure 2.27: Compressed 16-bit RVC instruction formats.

| Format | Meaning       | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|---------------|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|---|---|
| CR     | Register      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |   |   |
| CI     | Immediate     |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |   |   |
| CSS    | Stack-relative Store |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |   |   |
| CIW    | Wide Immediate|    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |   |   |
| CL     | Load          |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |   |   |
| CS     | Store         |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |   |   |
| CB     | Branch        |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |   |   |
| CJ     | Jump          |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |   |   |

<table>
<thead>
<tr>
<th>RVC Register Number</th>
<th>000</th>
<th>001</th>
<th>010</th>
<th>011</th>
<th>100</th>
<th>101</th>
<th>110</th>
<th>111</th>
</tr>
</thead>
<tbody>
<tr>
<td>Integer Register Number</td>
<td>x8</td>
<td>x9</td>
<td>x10</td>
<td>x11</td>
<td>x12</td>
<td>x13</td>
<td>x14</td>
<td>x15</td>
</tr>
<tr>
<td>Integer Register ABI Name</td>
<td>s0</td>
<td>s1</td>
<td>a0</td>
<td>a1</td>
<td>a2</td>
<td>a3</td>
<td>a4</td>
<td>a5</td>
</tr>
<tr>
<td>Floating-Point Register Number</td>
<td>f8</td>
<td>f9</td>
<td>f10</td>
<td>f11</td>
<td>f12</td>
<td>f13</td>
<td>f14</td>
<td>f15</td>
</tr>
<tr>
<td>Floating-Point Register ABI Name</td>
<td>f0</td>
<td>f1</td>
<td>f0</td>
<td>f1</td>
<td>f0</td>
<td>f1</td>
<td>f0</td>
<td>f1</td>
</tr>
</tbody>
</table>

### Figure 2.28: Three-bit registers rs1’, rs2’, and rd’

### 5.1 Load and Store Instructions

RVC provides two variants of loads and stores. One uses the ABI stack pointer x2, as the base address and can target any data register. The other can reference one of 8 base address registers and one of 8 data registers.

#### 5.1.0.1 Stack-Pointer-Based Loads and Stores

This first type of instructions use the CI format (Figure 2.29):

- **C.LWSP.** It loads a 32-bit value from memory into register rd. It computes an effective address by adding the zero-extended offset, scaled by 4, to the stack pointer x2.
- **C.FLWSP.** It is an RV32FC-only instruction that loads a single-precision floating-point value from memory into floating-point register rd. It computes its effective address by adding the zero-extended offset, scaled by 4, to the stack pointer x2.

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|---|
| funct3 | imm | rd |    | imm |    | rd | rs2 | op |
| 3  | 1  | 10 | 0  | 1  | 0  | 5  | 0  | 2  |

### Figure 2.29: Stack-pointer-based Load and Stores with CI-type format.

These instructions use the CSS format (Figure 2.30):
• **C.SWSP.** It stores a 32-bit value in register rs2 to memory. It computes an effective address by adding the zero-extended offset, scaled by 4, to the stack pointer x2.

• **C.FSWSP.** It is an RV32FC-only instruction that stores a single-precision floating-point value in floating-point register rs2 to memory. It computes an effective address by adding the zero-extended offset, scaled by 4, to the stack pointer x2.

<table>
<thead>
<tr>
<th>15</th>
<th>12</th>
<th>7-6</th>
<th>2-1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>6</td>
<td>5</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>C.SWSP</td>
<td>offset[5:2]</td>
<td>src</td>
<td>C2</td>
<td></td>
</tr>
<tr>
<td>C.FSWSP</td>
<td>offset[5:2]</td>
<td>src</td>
<td>C2</td>
<td></td>
</tr>
</tbody>
</table>

Figure 2.30: Stack-pointer-based Load and Stores with the CSS-type format

### 5.1.1 Register-based Loads and Stores

Load instructions use the CL format (Figure 2.31):

• **C.LW.** It loads a 32-bit value from memory into register rd'. It computes an effective address by adding the zero-extended offset, scaled by 4, to the base address in register rs1'.

• **C.FLW.** It is an RV32FC-only instruction that loads a single-precision floating-point value from memory into floating-point register rd'. It computes an effective address by adding the zero-extended offset, scaled by 4, to the base address in register rs1'.

<table>
<thead>
<tr>
<th>15</th>
<th>12</th>
<th>10-9</th>
<th>7-6</th>
<th>5-4</th>
<th>2-1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>3</td>
<td>3</td>
<td>2</td>
<td>3</td>
<td>2</td>
<td></td>
</tr>
</tbody>
</table>

Figure 2.31: Register-based Load and Stores with CL-type format

Store instructions use the CS format (Figure 2.32):

• **C.SW.** It stores a 32-bit value in register rs2' to memory. It computes an effective address by adding the zero-extended offset, scaled by 4, to the base address in register rs1'.

• **C.FSW.** It is an RV32FC-only instruction that stores a single-precision floating-point value in floating-point register rs2' to memory. It computes an effective address by adding the zero-extended offset, scaled by 4, to the base address in register rs1'.

<table>
<thead>
<tr>
<th>15</th>
<th>12</th>
<th>10-9</th>
<th>7-6</th>
<th>5-4</th>
<th>2-1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>3</td>
<td>3</td>
<td>2</td>
<td>3</td>
<td>2</td>
<td></td>
</tr>
</tbody>
</table>

Figure 2.32: Register-based Load and Stores with CS-type format

### 5.2 Control Transfer Instructions

RVC provides unconditional jump instructions and conditional branch instructions. The offsets of all RVC control transfer instruction are in multiples of 2 bytes.
5.2.1 Unconditional jumps

A group of unconditional jumps instructions use the CJ format (Figure 2.33):

- **C.J.** It performs an unconditional control transfer. The offset is sign-extended and added to the PC to form the jump target address. C.J can therefore target a ±2 KiB range.

- **C.JAL.** It is an RV32C-only instruction that performs the same operation as C.J, but additionally writes the address of the instruction following the jump (PC+2) to the link register x1.


```
<table>
<thead>
<tr>
<th>funct3</th>
<th>imm</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>11</td>
<td>2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C.J</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C.JAL</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

Figure 2.33: Compressed Control Transfer instructions with CJ-type format

Another group of instructions use the CR format (Figure 2.34):

- **C.JR.** This instruction (jump register) performs an unconditional control transfer to the address in register rs1.

- **C.JALR.** This instruction (jump and link register) performs the same operation as C.JR, but additionally writes the address of the instruction following the jump (PC+2) to the link register x1.

```
<table>
<thead>
<tr>
<th>funct4</th>
<th>rs1</th>
<th>rs2</th>
<th>7</th>
<th>6</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>5</td>
<td>5</td>
<td>2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C.JR</td>
<td>src≠0</td>
<td>0</td>
<td>C2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C.JALR</td>
<td>src≠0</td>
<td>0</td>
<td>C2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

Figure 2.34: Compressed Control Transfer instructions with CR-type format

5.2.2 Conditional jumps

These instructions use the CB format (Figure 2.35):

- **C.BEQZ.** It performs conditional control transfers. The offset is sign-extended and added to the PC to form the branch target address. It can therefore target a ±256 B range. C.BEQZ takes the branch if the value in register rs1’ is zero.

- **C.BNEZ.** It is defined analogously, but it takes the branch if rs1’ contains a nonzero value.

```
<table>
<thead>
<tr>
<th>funct3</th>
<th>imm</th>
<th>rs1'</th>
<th></th>
<th>7</th>
<th>6</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>3</td>
<td>3</td>
<td>5</td>
<td>2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

Figure 2.35: Compressed Control Transfer instructions with CB-type format

5.3 Integer Computational Instructions

RVC provides several instructions for integer arithmetic and constant generation.
5.3.1 Integer Constant-Generation Instructions

The two constant-generation instructions both use the CI instruction format and can target any integer registers:

- **C.LI**: It loads the sign-extended 6-bit immediate, into register rd. C.LI is only valid when rd6=x0.

- **C.LUI**: It loads the non-zero 6-bit immediate field into bits 17–12 of the destination register, clears the bottom 12 bits, and sign-extends bit 17 into all higher bits of the destination. C.LUI is only valid when rd6=x0, x2, and when the immediate is not equal to zero.

\[
\begin{array}{c|c|c|c|c|c}
15 & 13 & 12 & 11 & 7 & 6 \\
\hline
\text{funct3} & \text{imm}[5] & \text{rd} & \text{imm}[4:0] & \text{op} \\
\hline
3 & 1 & 5 & 5 & 2 \\
\end{array}
\]

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C.LI</td>
<td>imm[5]</td>
</tr>
<tr>
<td>C.LUI</td>
<td>nzimm[17]</td>
</tr>
</tbody>
</table>

C.LI is only valid when rd6=x0.

C.LUI is only valid when rd6=x0, x2, and when the immediate is not equal to zero.

\[
\begin{array}{c|c|c|c|c|c}
15 & 13 & 12 & 11 & 7 & 6 \\
\hline
\text{funct3} & \text{imm}[5] & \text{rd}/\text{msi} & \text{imm}[4:0] & \text{op} \\
\hline
3 & 1 & 5 & 5 & 2 \\
\end{array}
\]

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C.ADDI</td>
<td>nzimm[5]</td>
</tr>
<tr>
<td>C.ADDI16SP</td>
<td>nzimm[9]</td>
</tr>
</tbody>
</table>

C.ADDI16SP adds the non-zero sign-extended 6-bit immediate to the value in the stack pointer (sp=x2), where the immediate is scaled to represent multiples of 16 in the range (-512,496).

Figure 2.36: Compressed Integer Constant-Generation instructions with CI-type format

5.3.2 Integer Register-Immediate Operations

These integer register-immediate operations are encoded in the CI format and perform operations on any non-x0 integer registers and a 6-bit immediate. The immediate cannot be zero:

- **C.ADDI**: It adds the non-zero sign-extended 6-bit immediate to the value in register rd then writes the result to rd.

- **C.ADDI16SP**: It shares the opcode with C.LUI, but has a destination field of x2. C.ADDI16SP adds the non-zero sign-extended 6-bit immediate to the value in the stack pointer (sp=x2), where the immediate is scaled to represent multiples of 16 in the range (-512,496).

\[
\begin{array}{c|c|c|c|c|c}
15 & 13 & 12 & 11 & 7 & 6 \\
\hline
\text{funct3} & \text{imm}[5] & \text{rd}/\text{msi} & \text{imm}[4:0] & \text{op} \\
\hline
3 & 1 & 5 & 5 & 2 \\
\end{array}
\]

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C.ADDI</td>
<td>nzimm[5]</td>
</tr>
<tr>
<td>C.ADDI16SP</td>
<td>nzimm[9]</td>
</tr>
</tbody>
</table>

C.ADDI16SP adds the non-zero sign-extended 6-bit immediate to the value in the stack pointer, sp=x2, where the immediate is scaled to represent multiples of 16 in the range (-512,496).

Figure 2.37: Compressed Integer Register-Immediate instructions with CI-type format

- **C.ADDI4SPN**: It is a CIW-format RV32C instruction that adds a zero-extended non-zero immediate, scaled by 4, to the stack pointer, x2, and writes the result to rd'.

\[
\begin{array}{c|c|c|c|c|c}
15 & 13 & 12 & 11 & 5 & 4 \\
\hline
\text{funct3} & \text{imm} & \text{rd}' & \text{imm}[4:0] & \text{op} \\
\hline
3 & 8 & 3 & 2 \\
\end{array}
\]

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
</table>

Figure 2.38: Compressed Integer Register-Immediate instructions with CIW-type format

- **C.SLLI**: It is a CI-format instruction that performs a logical left shift of the value in register rd then writes the result to rd. The shift amount is encoded in the shamt field, where shamt[5] must be zero for RV32C, but the whole shift amount must be non-zero.

21
CHAPTER 2. RISC-V ISA

5.3.3 Integer Register-Register Operations

These first group of instructions uses the CR format (Figure 2.42):

- **C.MV**. It copies the value in register rs2 into register rd. C.MV expands into add rd, x0, rs2.
- **C.ADD**. It adds the values in registers rd and rs2 and writes the result to register rd.

This other group of instructions instead, uses the CS format (Figure 2.43):

- **C.AND**. It computes the bitwise AND of the values in registers rd’ and rs2’ then writes the result to register rd’.
- **C.OR**. It computes the bitwise OR of the values in registers rd’ and rs2’, then writes the result to register rd’.
- **C.XOR**. It computes the bitwise XOR of the values in registers rd’ and rs2’, then writes the result to register rd’.
- **C.SUB**. It subtracts the value in register rd’ from the value in register rs2’, then writes the result to register rd’.
5.3.4 NOP Instruction

The NOP instruction uses the CS format (Figure 2.44):

- **C.NOP.** It is a CI-format instruction that does not change any user-visible state, except for advancing the PC.

5.3.5 Breakpoint Instruction

This instruction uses the CR format (Figure 2.45):

- **C.EBREAK.** Debuggers can use the C.EBREAK instruction, to cause control to be transferred back to the debugging environment. C.EBREAK shares the opcode with the C.ADD instruction, but with rd and rs2 both zero.
Chapter 3

RIC5Y microprocessor

1 Introduction

The case of study of this thesis is the RI5CY or CV32E40P. This work started from the analysis of an already existing implementation developed and maintained by the PULP Platform (https://www.pulp-platform.org/), that offers many open source projects. As already stated, the RIC5Y core has been chosen because of its flexibility that characterises the RISC-V standard family. In fact, as in all the RISC-V implementations it is possible to extend the ISA, in order to make the core able to support new custom functionalities. Therefore, the RI5CY core is a good candidate for the integration of the Logic-in-Memory architecture.

This chapter describes the features and the architecture of the initial version of the core, that has then been modified to support the new memory operations (https://github.com/openhwgroup/cv32e40p) [3].

2 Supported ISA

The RI5CY core supports standard and non-standard extensions. While the standard extensions have been widely discussed in the previous chapter, the non-standard extensions will be described at a very high level, because they are not the objective of this work.

- **Standard - RV32I Base Integer extension.** More details about the ISA in Section [ch. 2, 2].
- **Standard - RV32C Compressed extension.** Details about the ISA in Section [ch. 2, 5].
- **Standard - RV32M Integer Multiplication and Division extension.** Details about the ISA in Section [ch. 2, 3].
- **Standard - RV32F Single Precision Floating Point extension.** Details about the ISA in Section [ch. 2, 4]. This extension is optional. The hardware that manages the floating-point instructions can be enabled or disabled through the parameter "FPU" in the top-level file.
- **Non-Standard - Post-Incrementing load and store extension.** Post-incrementing load and store instructions perform a load/store operation from/to the data memory while at the same time increasing the base address by the specified offset. The memory access uses the base address without offset. Post-incrementing load and stores reduce the number of required instructions to execute code with regular data access.
patterns, which can typically be found in loops. These post-incrementing load/store instructions allow the address increment to be embedded in the memory access instructions without the need of separate instructions. Coupled with the hardware loop extension, these instructions allow to reduce the loop overhead significantly.

- **Non-Standard - Multiply-Accumulate extension.** RI5CY supports non-standard extensions for multiply-accumulate and half-word multiplications with an optional post-multiplication shift.

- **Non-Standard - PULP ALU extension.** RI5CY supports advanced ALU operations that allow to perform multiple instructions that are specified in the base instruction set in one single instruction and then to increases efficiency of the core. For example, those instructions include zero-/sign-extension instructions for 8-bit and 16-bit operands, simple bit manipulation/counting instructions and min/max/avg instructions. The ALU does also support saturating, clipping, and normalising instructions which make fixed-point arithmetic more efficient.

- **Non-Standard - PULP Hardware Loops extension.** The following feature in RI5CY allows to use in a more efficient way the instructions for a loop.

As a matter of fact, the hardware loops feature makes it possible to execute a piece of code multiple times, without the overhead of branches or updating a register counter. Hardware loops involve zero stall cycles for jumping to the first instruction of a loop. A hardware loop is implemented with three registers, that respectively represent the start address (pointing to the first instruction in the loop), the end address (pointing to the instruction that will be executed last in the loop) and a counter (decremented every time the loop body is executed).

RI5CY contains two hardware loops (six registers, see Figure 3.1) to support nested hardware loops. If the end address registers of the two hardware loops are identical, loop 0 has higher priority and only the counter for hardware loop 0 is decremented. As soon as the counter of loop 0 reaches 1 when executing the instruction corresponding to the end address, loop 1 gets active too, because it means that counter of the loop 0 will be decremented to 0. In this case, both counter registers will be decremented and the core jumps to the start of loop 1.

In order to use hardware loops, the loop instructions need to be preceded by the hardware loop instructions for the setup of the CSRs. The minimum loop size is two instructions and the last instruction cannot be any jump or branch instructions.

For debugging and context switches, the hardware loop registers are mapped into the CSR address space and so it is possible to read and write them via CSR-like instructions (Section [ch. 2, 2.6]):

![CSR address map](image)

Figure 3.1: RI5CY Hardware loops mapping in CSR address space

Since hardware loop registers could be overwritten when processing interrupts, the
registers have to be saved during the interrupt routine together with the general purpose registers.

- **Non-Standard - PULP Vectorial extension.** Vectorial instructions perform operations in a Single Instruction-Multiple Data (SIMD) manner on multiple sub-word elements at the same time. This is done by segmenting the data path into smaller parts when 8 or 16-bit operations should be performed.

- **Non-Standard - PULP specific extension.** PULP Platform offers some single-core and multi-core micro-controllers based on the RI5CY. For this reason PULP-specific instructions are supported by the the RI5CY in order to interact with the System-on-Chip (SoC) components.

3 RTL top view

3.1 Block diagram

RI5CY is a 4-stage in-order 32-bit core. Figure 3.2 shows an overview of the RI5CY architecture. More details on the architecture will be covered in Section 4.

![RI5CY block diagram](image)

Figure 3.2: RI5CY block diagram

3.2 Interfaces

The RI5CY core as any microprocessors, must communicate with the memory to read the instructions and for exchange data information. The core can also communicate with external peripherals through interrupts and with the Auxiliary Processing Units (APU). Anyway, for the scope of this research, the focus will be on the interfaces related to the memory.

3.2.1 Instruction memory interface

The instruction fetcher of the core is able to supply one instruction per cycle if the instruction cache or the instruction memory is able to serve one instruction per cycle. The instruction address can be half-word-aligned due to the support of compressed instructions (RVC).
The protocol and the handshake signals used for this communication are explained below. The core can only perform reads on the instruction memory:

- **Read from memory.** The protocol requires that the core initiates the communication with the memory, when an instruction is needed. The request is performed with `instr_req_o` set and the `instr_addr_o` pointing to the needed instruction. These signals should remain stable until the memory sees the core request, by setting the signal `instr_gnt_i` for only one clock cycle. The address and the request signals are expected to change after that. Whenever the memory finishes to process the request, sets the signal `instr_rvalid_i` to let the core sample the instruction on the `instr_rdata_i` bus.

The Table 3.1 and the Timing diagram 3.3 summarise the communication protocol.

<table>
<thead>
<tr>
<th>Signal</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>instr_req_o</td>
<td>output</td>
<td>R15CY core uses the request signal to start the communication with the memory. This signal must stay high until <code>instr_gnt_i</code> is high for one cycle.</td>
</tr>
<tr>
<td>instr_gnt_i</td>
<td>input</td>
<td>This pulse signal is high when the memory accepted the request: <code>instr_addr_o</code> may change in the next cycle.</td>
</tr>
<tr>
<td>instr_addr_o[31:0]</td>
<td>output</td>
<td>Instruction address to read: sampled by the memory when <code>instr_gnt_i</code> and <code>instr_req_o</code> are high.</td>
</tr>
<tr>
<td>instr_rvalid_i</td>
<td>input</td>
<td><code>instr_rdata_i</code> is considered valid when <code>instr_rvalid_i</code> is high, for exactly one cycle.</td>
</tr>
<tr>
<td>instr_rdata_i[31:0]</td>
<td>input</td>
<td>Instruction data read from memory: sampled by the prefetcher in R15CY core when <code>instr_rvalid_i</code> is high.</td>
</tr>
</tbody>
</table>

Table 3.1: Instruction memory/cache communication protocol

Figure 3.3: Timing diagram Instruction memory/cache communication protocol

### 3.2.2 Data memory interface

The core takes also care of accessing the data memory. Load and stores on words (32 bits), half words (16 bits) and bytes (8 bits) are supported.

The R15CY core is able to perform misaligned accesses, so accesses that are not aligned on natural word boundaries. However, if a misaligned access is really needed, the core will need to perform two separate word-aligned accesses. This means that at least two cycles are needed for misaligned loads and stores.

The core communicates with the memory according to the same protocol used for the instructions. Anyway, the data interface can execute both reads and writes, so more signals are needed for the handshake. Details below:

- **Read from memory.** The protocol requires that the core notifies the memory when it wants to access, providing a valid address in `data_addr_o` and setting `data_req_o` high at the same time. The memory then answers with a `data_gnt_i` set high as
soon as it is ready to serve the request. This may happen in the same cycle as the request was sent or any number of cycles later. After a grant is received, the core may change the address in the next cycle. After receiving a grant, the memory answers with a \texttt{data\_rvalid\_i} set high if \texttt{data\_rdata\_i} is valid. This may happen one or more cycles after the grant has been received. The read access in the data memory is then exactly the same as the instruction memory.

- **Write in memory.** The protocol is very similar also for a write. In fact, the core always requires a memory access with \texttt{data\_addr\_o} and \texttt{data\_req\_o}, but at this time it provides also the signals \texttt{data\_wdata\_o}, \texttt{data\_we\_o} and \texttt{data\_be\_o}. The memory answers with a \texttt{data\_gnt\_i} set to high, whenever it is ready to process the request. After a grant is received, the address, data to be written and other control signals may be changed in the next cycle because it is assumed that the memory has already processed and stored that information. Note that the memory must answer with \texttt{data\_rvalid\_i} set even when a write is performed, although the \texttt{data\_rdata\_i} has no meaning in this case.

Table 3.2 and Figure 3.4 summarise this protocol:

<table>
<thead>
<tr>
<th>Signal</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>\texttt{data_req_o}</td>
<td>output</td>
<td>Request signal, must stay high until \texttt{data_gnt_i} is high for one cycle.</td>
</tr>
<tr>
<td>\texttt{data_gnt_i}</td>
<td>input</td>
<td>The signal is high when the other side accepted the request: \texttt{data_addr_o} may change in the next cycle.</td>
</tr>
<tr>
<td>\texttt{data_addr_o}[31:0]</td>
<td>output</td>
<td>Address to read the data: sampled by other side when \texttt{data_gnt_i} and \texttt{data_req_o} are high.</td>
</tr>
<tr>
<td>\texttt{data_we_o}</td>
<td>output</td>
<td>Write Enable, high for writes, low for reads, sent together with \texttt{data_req_o}.</td>
</tr>
<tr>
<td>\texttt{data_be_o}[3:0]</td>
<td>output</td>
<td>Byte Enable. Is set for the bytes to write/read, sent together with \texttt{data_req_o}.</td>
</tr>
<tr>
<td>\texttt{data_wdata_o}[31:0]</td>
<td>output</td>
<td>Data to be written to memory, sent together with \texttt{data_req_o}.</td>
</tr>
<tr>
<td>\texttt{data_rdata_i}[31:0]</td>
<td>input</td>
<td>Data read from memory: sampled by the core when \texttt{data_rvalid_i} is high.</td>
</tr>
<tr>
<td>\texttt{data_rvalid_i}</td>
<td>input</td>
<td>\texttt{data_rdata_i} is considered valid when \texttt{data_rvalid_i} is high. This signal behaves like a pulse.</td>
</tr>
</tbody>
</table>

Table 3.2: Data memory/cache communication protocol

![Timing diagram Data memory/cache communication protocol](image)

Figure 3.4: Timing diagram Data memory/cache communication protocol
4 Architecture description

As already mentioned, this RI5CY implementation, is a 4-stage pipeline in-order 32-bit RISC-V processor core. In this section the microprocessor architecture is described with more details.

Anyway, before entering into the details of the RTL blocks, it is worth to analyse how the pipeline works in RI5CY. A representation of the pipeline is showed in Figure 3.5. The pipeline stages are:

- Instruction Fetch stage (IF stage)
- Instruction Decode stage (ID stage)
- Execution stage (EX stage)
- Load and Store stage (LSU stage)

Each pipeline stage has two control inputs: an enable and a clear: the enable activates the pipeline stage and the core moves forward by one instruction, while the clear removes the instruction from the pipeline stage as it is completed and there is not a new instruction to process.

Every pipeline stage is cleared if the ready coming from the stage to the right is high, and the valid signal of the same stage is low. If the valid signal is high, the stage is enabled. Every pipeline stage is independent from its left neighbour, meaning that it can finish its execution no matter if a stage to its left is currently stalled or not. On the other hand, an instruction can only propagate to the next stage if the stage to its right is ready to receive a new instruction. This means that in order to process an instruction in a stage, its own stage needs to be ready (valid signal high) and so does its right neighbour (ready signal high).

![Figure 3.5: RI5CY pipeline](image)

In the following sections, each stage of the pipeline is fully expanded. The description will not cover all the details of the architecture, but it is intended to provide a general background of the RI5CY core.

4.1 Instruction Fetch stage

This first stage allows to read instructions from memory and do some preliminary evaluations on the instruction read. The main components are described below, while a repre-
sentation of the full stage is available in the Figure 3.6.

![Figure 3.6: IF stage block diagram](image)

### 4.1.1 PC multiplexers

Three multiplexers are used to select the address of the instruction to fetch from the memory. The control signals used to make the selection come from the ID stage:

- **Fetch_addr_mux**: this multiplexer selects the 32 bits address signal `fetch_addr_n` from a set of available addresses like the immediate next Program Counter (PC), the boot address, the address related to an exception handler, the address of the of the PC restored after returning an exception or the address of the target address of a jump instruction.

- **Exception_PC_mux_0**: this multiplexer selects the exception address between an interrupt address (from the ID stage), a trap base address or `DM_HaltAddress` (that is a constant value).

- **Exception_PC_mux_1**: this multiplexer selects the trap handler base address between the user trap base address and the machine trap base address. Both base addresses are computed by the CSRs block, not showed here because out of the scope of this work.
4.1.2 Prefetch Buffer

A prefetch buffer is the module that directly communicates with the instruction memory, or instruction cache. It helps to cut overly long critical paths to the instruction memory. There are two prefetch buffer flavors available, according to the width of the instructions to read:

1. **32-Bit word prefetcher.** It stores the fetched words in a FIFO with three entries (instruction address, read data and valid bit). Generally, the basic functionality of the prefetcher consists in computing the address to send over the memory and then storing this address into a FIFO for future usage.

   - **Fetch FIFO.** The logic outside the FIFO computes the $\text{instr}_\text{addr}_q$, and the $\text{in}_\text{valid}_i$, while the $\text{instr}_\text{rdata}$ comes directly from the memory. Those three data are written into the fifo according to the valid-ready protocol. In particular, the input interface of the fifo always accepts data if there is space inside the fifo. In fact, its $\text{in}_\text{ready}_o$ goes low only if the fifo is full. The output interface instead, has $\text{out}_\text{valid}_o$ always high if the fifo has data to be processed. If the interface outside the fifo is ready, the data is available to the output of the fifo immediately, then within the same clock cycle. The fifo outputs are then $\text{fetch}_\text{addr}$, $\text{fetch}_\text{rdata}$ and $\text{fetch}_\text{valid}$ signal. Moreover, the fetch fifo has logic inside to manipulate the address in case of compressed instructions and hardware loops instructions. As a matter of fact, it is expected that the instruction memory is always accessed with aligned addresses to read 4 bytes, that can correspond to a normal instruction (32 bits) or to at least one compressed instruction (16 bits). According to the RISCV ISA, all the 32 bits instructions are coded with the first two bits equal to 2'b11, while the 16 bits instructions do not show this equality. The logic inside the fifo evaluates these two bits to distinguish between the two cases. In case of an hardware loop instruction, the input $\text{in}_\text{is}_\text{hwlp}_i$ is used to detect it.

   - **Fetch adder.** Defining as current instruction address $\text{instr}_\text{addr}_q$, that is the input of the fifo, the Fetch adder computes the next possible instruction address ($\text{fetch}_\text{addr}$) by increasing it by 4.

   - **Fetch FSM.** The finite state machine inside the the prefetcher keeps track on the state to perform the communication with the instruction memory according to the protocol described in Section 3.2.1. As a matter of fact, this component can be in one of the following states:
      
      - IDLE, it is the state that the FSM assumes after the reset signal. In this state if no request to memory is done, the input valid of the fifo is 0 and the input of the fifo $\text{instr}_\text{addr}_q$ is equal to 0 as well, because corresponds to the reset value. The $\text{instr}_\text{addr}_q$ is the output of a register, whose enable is the signal $\text{addr}_\text{valid}$, set to 0 in this case. If there is no need to rise a request for an instruction to the memory, the output $\text{instr}_\text{addr}_o$ can assume any values. Otherwise, if a request is raised from the ID stage with the signal $\text{req}_i$, the request $\text{instr}_\text{req}_o$ is sent to the memory with a valid value in $\text{instr}_\text{addr}_o$. The $\text{instr}_\text{addr}_o$ signal can assume the value of the $\text{fetch}_\text{addr}$ signal in a normal case (previous instruction address value incremented by 4), the value of the signal $\text{fetch}_\text{addr}_n$ computed outside the prefetcher in case of a branch/jump or the value of the signal $\text{hwloop}_\text{target}_i$. Moreover, in case of a request the register $\text{instr}_\text{addr}_q$ is enabled as well.
Since a valid address is available and sent to the memory, this address can be recorded by the register in the next cycle. A state change occurs only if the request to the memory is sent. In fact, in the next clock cycle, the state will be WAIT_RVALID if the signal instr_gnt_i from memory is immediately set to 1, that means that the memory has read the request of an instruction from the microprocessor. If this signal is not granted the state changes in WAIT_GNT.

- WAIT_GNT, is the state in which the IF stage waits for the grant from the instruction memory. As a matter of fact, according to the protocol the request signal instr_req_o is kept high and the instr_addr_o is still stable, because the memory did not accept the request yet. The state will change in the next cycle only if the instr_gnt_i is received, into the WAIT_RVALID state.

- WAIT_RVALID, is the state in which the processor waits for the instruction content from the memory. In fact, as soon as the instr_rvalid_i is set, the fifo is enabled so that it can read the instr_rdata_i (containing a valid value) and the instr_addr_q (that contains the corresponding memory address).

In this cycle another request can be raised again from the ID stage. If the instr_rvalid_i is still not received when the new request is set by the core, it means that the previous request is aborted so next state is WAIT_ABORTED. Otherwise, in case the request signal is concurrent to the instr_rvalid_i, the previous request is still valid, so fifo will be enabled and the FSM can start processing the new request starting from the next cycle: according to the grant signal value the next state will be WAIT_GNT or WAIT_RVALID.

In case of no concurrent request and valid signals received the next cycle the state will be IDLE.

- WAIT_ABORTED, state in which the FSM goes if in the WAIT_RVALID state a new req_i is received before instr_rvalid_i. This means that the previous request has been aborted, and the new one needs to be processed. Nevertheless, it is expected that the memory will reply with a valid signal for the old request, in fact as soon as this happens, the read instruction is not registered into the fifo and the FSM can process the response for the valid request in the usual way. In other words, this state is needed to manage two overlapping responses from memory.

- WAIT_JUMP, this state is reachable from every state if the signal instr_err_pmp is raised by the PUMP UNIT. So, this state allows to wait for the branch_req signal, and then to start the processing of a instruction that follows a jump/branch instruction.

2. **128-Bit cache line prefetcher.** The available hardware allows to store one 128-bit wide cache line plus 32-bit for cross-cache line misaligned instructions. Anyway, a detailed description is not needed because this version has not been used for this research work.

4.1.3 Offset FSM

A finite state machine in the IF stage is used to manage the pipeline stage. Two possible states are possible here:
CHAPTER 3. RIC5Y MICROPROCESSOR

- IDLE, state in which there is no request for a new instruction. As a matter of fact, the fetch_ready signal to be sent at the output of the fifo is set to zero, because no instruction will be read, and the valid signal of the IF stage is set to zero as well. In case the request signal req_i is set from the ID stage, the state will change into WAIT.

- WAIT, in this state, if the fifo in the prefetcher contains an instruction and so the signal fetch_valid is high, then the valid signal is set to high too. In this case, if the ID stage is ready, the instruction from the fifo is read by setting the signal fetch_ready.

4.1.4 Hardware Loops

The hardware loop controller unit is responsible for handling hardware loops. This can be split into two sub-tasks: first to compare PC to all stored end addresses and then to jump to the right start address if counter is equal to 0.

The ID stage contains the hardware loop registers, whose values is given to IF stage with the signals: hwlp_start_i, hwlp_end_i and hwlp_cnt_i.

This module compares through comparators the current fetched address with the value of the hardware loop end addresses. There are as many comparators as the the hardware loops supported. If the fetched address has the value of one of the end addresses, the value of the corresponding hardware loop counter is checked. The signal hwlp_dec_cnt_if will go high at the next cycle to decrease the value of the counter. As soon as the end the loop is reached, the hwlp_jump_o is set to 1.

4.1.5 Compressed Decoder

The Compressed Decoder is a fully combinational module, that converts the RISC-V compressed instructions (RV32C) into their extended version (RV32I). The instr_decompressed is passed to the next stage with the instr_compressed_int that is a flag that indicates that the instruction read has been decompressed.

4.2 Decode stage

This stage decodes the instructions and hosts the Register File. The main components are described below, while a representation of the full stage is available in the Figure 3.7.

4.2.1 Decoder

The ID stage receives as input from the the previous stage the instruction read from the memory. The instruction needs to be interpreted in order to proceed with the specific actions described by the instruction itself.

The decoder is a combinational logic block that is used for this purpose. This block sets up the processor control lines as required by the current instruction instr_rdata_i. In particular, only the fields related to the opcode and more general control bits are evaluated.

It is not worth to describe all the control lines managed by the decoder, but it may be useful to have an idea on the typologies of control signals that are used into the RI5CY:

- **Operands used.** Control signals that notify when an operand between Operand_a, Operand_b and Operand_c is being used. This will enable the forwarding logic to check the dependency of the current operands from the result of previous non-completed instructions.
• Floating-Point Register File used. In order to distinguish an integer operation from a floating-point operation, the decoder sets some control signals in order to select integer or floating-point operands.

• ALU/MUL. ALU operands selection, that can be registers, immediate values, PC or a jump target. The ALU operation is also determined by the decoder. The Multiplication Unit needs also an operation type to be selected and other control signal, for example signals that select the operand types (integer or floating-point).

• CSR manipulation. It includes signals that enable the access to the Control and Status Registers and select the operation type to perform on this registers.

• Load and Store Unit. Load and Store instructions determine the value of signals that will kick off the communication with the memory once the instruction is the next stage.

• Hardware Loops. Signals that include the enable for the hardware loops registers and control signals that select the target values to assign to them.

• Jumps. Signals to perform a jump during the execution, in order to select a given Program Counter (PC).

4.2.2 Immediate sign-extension block

The Immediate sign-extension block is a combinational module that prepares the immediate field to fit 32 bits, according to all the supported instructions that use an immediate.
4.2.3 Source and Destination registers selection

An operation in the RISC-V can require up to 3 operators. The operators can be read from the register files, that need to be addressed. In fact, in there is a section in the decode stage that manages the address signals for two register files: an Integer Register File and a Floating-point Register File. Both register files contain 32 registers, but they are wrapped together so the address signals width is 6 bits.

In order to distinguish a floating point register address from a integer register address, each address has the most significant bit (MSB) equal to 1 for a FP operation and equal to 0 for an integer one.

There are four address signals, three for source registers selection and two for destination registers selection:

- `regfile_addr_ra_id`, `regfile_addr_rb_id`, `regfile_addr_rc_id`: source registers address.
- `regfile_waddr_id`, `regfile_alu_waddr_id`: destination registers address.

For each source/destination address, the MSB is determined by the `regfile_fp_a`, `regfile_fp_b`, `regfile_fp_c`, `regfile_fp_d` signals coming from the decoder unit, that are set when a floating-point operation is decoded.

4.2.4 Forwarding detection logic

Forwarding is an optimisation in pipelined CPUs to reduce the pipeline stalls due data dependencies. In particular, a stall can occur when the current operation has to wait for the results of an earlier operation which has not yet finished.

The RI5CY microprocessor offers the forwarding mechanism, that consists in simple combinational logic that compares the write address of the previous instructions (that are being processed in a later stage: Execution or Load-Store), with the three source registers address of the current instruction in the ID stage. The outputs of the forwarding logic are control signals that will notify if there is a dependency with the result of a previous instruction, that is still not written in the Register Files.

4.2.5 Controller

The Controller is the logic unit that coordinates all the operations during the instructions execution. With respect to the decoder, the control signals that this unit produces, come from an evaluation of external requests (e.g. interrupts) or general pipeline status.

The basic functionalities of this unit are summarised below:

- **FSM Core Controller.** The key component of the Controller is the Finite-State Machine (FSM). The FSM is used whenever there is the need to take track of some subsequent events. In fact, the FSM in the Controller is used to flush the pipeline in case of branches taken, to manage the core at the boot time, by setting the initial memory address to fetch, to take action after an interrupt reception and many other operations that will be not covered into details.

- **Forwarding Control Logic.** Forwarding logic is finalised into the controller, because the decoding of the Forwarding detection logic is not enough to guarantee that the potential dependency is a real one. As a matter of fact, the controller needs to check if the involved write back registers are really being update or not. As a result, the controller drives the signal `operand_a_fw_mux_sel_o`, `operand_b_fw_mux_sel_o` and `operand_c_fw_mux_sel_o` that will be used for the operands selection.
• *Stall Control.* Nevertheless the forwarding mechanism is in place, there are cases in which is unavoidable to stall the pipeline. For example, the result that comes from a load instruction cannot be retrieved before the load instruction is actually complete, so the pipeline might be stalled if the next instruction needs the load result. Same applies for the jump with link instructions or in case of misaligned access in memory.

### 4.2.6 Hardware loop

This block is the place where the hardware loops registers live. Whenever an hardware loop instruction is decoded, the hardware loop registers are initialised. The hardware loop logic in RI5CY allows the management of two nested hardware loops. Once the registers are enabled, the counter register is decremented every time the signal `hwlp_dec_cnt_i[1:0]` is received from the IF stage. In fact, when this signal is set it means that the corresponding hardware loop has completed one loop, then the program counter matches the end address. The registers values `hwlp_start_id_o[1:0]`, `hwlp_end_id_o[1:0]` and `hwlp_cnt_id_o[1:0]` are sent to the IF stage in order to perform the evaluation on the fetched address.

### 4.2.7 Jump Target

Whenever a jump instruction is encountered, the RI5CY architecture allows to immediately compute the target address, without waiting for the instruction to reach the EX stage. The target address `jump_target_o` will be sent to the ID stage to correctly update the Program Counter in the next cycle. Its value is different according to the type of jump decoded.

### 4.2.8 Operand a, Operand b, Operand c

The computational unit in the EX stage can perform an operation with up to three operands. These operands can assume many different values according to the need of the instruction being executed:

- **alu_operand_a.** This operand can assume the value of an immediate for a certain set of instructions. As a matter of fact, `imm_a` corresponds only to a subset of the possible immediate values. Moreover, this operand allows to select the Program Counter (PC) to perform the operation in case of jump instructions. Lastly, the operand can also assume the value of one of the registers read through the ports `regfile_data_ra_id`, `regfile_data_rb_id` or `regfile_data_rc_id` of the Register File. If the value of these registers is expected to change due to previous instructions, the forwarding logic will select the expected value of the register instead of the current one.

- **alu_operand_b.** The immediate values `imm_b` correspond to a different subset of immediate values. Same as before, this operand can assume the value of Register File ports `regfile_data_ra_id`, `regfile_data_rb_id` or `regfile_data_rc_id` and the forwarding logic will care to give to the operand the expected value in case of conflicts with previous instructions.

- **alu_operand_c.** This operand cannot assume any immediate values. It can instead select the `jump_target` value and a the content between only two ports of the Register File: `regfile_data_rb_id` or `regfile_data_rc_id`.

### 4.2.9 Register Files

The role of the Register File in a microprocessor is to store some useful and most used variables to perform the computation. RI5CY Register File contains:
• **Integer Register File.** It consists in 32 registers each of 32 bits used to store integer numbers \((x_0 \ldots x_{31})\). The register \(x_0\) (the first one) is not writable, and contains the value 0.

• **Floating-Point Register File.** It also consists in 32 registers each of 32 bits used to store floating-point numbers \((f_0 \ldots f_{31})\).

The two register arrays are accessible through 3 read ports and 2 write ports.

- **Read port a:** \texttt{regfile\_data\_ra\_id}, \texttt{regfile\_addr\_ra\_id}.
- **Read port b:** \texttt{regfile\_data\_rb\_id}, \texttt{regfile\_addr\_rb\_id}.
- **Read port c:** \texttt{regfile\_data\_rc\_id}, \texttt{regfile\_addr\_rc\_id}.
- **Write port a:** \texttt{regfile\_wdata\_wb\_i}, \texttt{regfile\_waddr\_wb\_i}.
- **Write port b:** \texttt{regfile\_alu\_wdata\_fw\_i}, \texttt{regfile\_alu\_waddr\_fw\_i}.

The listed ports are shared between the two Register Files. In fact, accesses to the Integer Register File and the Floating-Point Register Files are differentiated through the address ports, that shows the MSB equal to 0 in case of an Integer Register File access, while 1 in case of a Floating-Point Register File access.

Moreover, the Floating-Point Register File can be disabled through the parameter "FPU". In fact, this will save power consumption in contexts in which the floating-point ISA extension is not needed.

### 4.3 Execution stage

The execution stage is the place where the actual computations are performed between the operands. Figure 3.8 shows an high-level representation of the full stage.

#### 4.3.1 Arithmetic Logic Unit

The Arithmetic Logic Unit is the computational unit that manages various type of operations with a maximum of three operands \texttt{alu\_operand\_a}, \texttt{alu\_operand\_b} and \texttt{alu\_operand\_c}:

- **Bit manipulation.** ALU can work on single bits or groups of bits within a word, performing negation, shifts, bit-counting operations.

- **Arithmetic operations.** General operations such as addition, subtraction, comparisons and divisions.

- **Floating-Point classification.**

All these operations can be performed within one clock cycle except for the division and reminder that take between 2 and 32 cycles. The number of cycles depends on the operand values.

#### 4.3.2 Multiplier

The Multiplier module performs:

- **Integer Multiplications.** Multiplication generally requires only one clock cycle for 32-bit results. The multiplications with upper-word result of 32-bit x 32-bit multiplication, take 4 cycles to compute.

- **Multiply-Accumulate operations.** Those operations are multi-cycle.
4.3.3 APU and Floating point unit

The available version of the RISC-V does not contain a FPU. Anyway, the structure allows to easily extend the core with a private FPU, which is capable of performing all RISC-V floating-point operations that are defined in the RV32F ISA extension. The FP extensions can be enabled by setting the parameter of the top-level module to 1. To access to the extended FPU unit, the Auxiliary Processing Unit (APU) is used. In fact, the APU has a standard valid-ready interface to be connected to an external processing unit, such as the FPU. Any processing units that have a compatible interface can be connected to the APU and therefore can be used for introducing new operations in the R15CY core.

4.3.4 ALU write port

The ALU write port allows to write the result of the execution stage directly into the Register File to accommodate the forwarding mechanism. The result is selected between the units presented above or from one control-status register: alu_result, mul_result, apu_result or csr_rdata.

4.3.5 LSU write port

The LSU write port is used instead for results of the execution stage that takes two clock cycles (alu_result, mul_result or apu_result) or for writing back the result read from the
memory. This port is placed into the Execution stage module, but it actually belongs to
the LSU stage in terms of timing.

4.4 Load and Store Unit stage - Write Back stage

The Load and Store unit (LSU) or Write Back (WB) stage manages the communication
with the data memory. For timing purposes the memory communication starts during
the Execution stage and it is completed during the actual Load and Store stage. In fact,
Figure 3.9 shows that some Load and Store Logic actually performs during the previous
stage even if it is inserted into this stage.

![Figure 3.9: LSU stage block diagram](image)

4.4.1 FSM Memory Communication

The FSM in the LSU stage takes care of the communication with the Data Memory,
sending and evaluating the control signals according to the communication protocol already
described in 3.2.2. The states the FSM can assume are described below:

- **IDLE.** This state indicates that in the previous cycle there was not any active
transactions with the memory. The FSM in this state evaluates the request signal
\( \text{data}_{-}\text{req}_{-}\text{ex}_{-}\text{i} \) coming from the ID stage. If the signal is set, it means that a
Load/Store instruction is being processed in the Execution stage. The request output
to the memory \( \text{data}_{-}\text{req}_{-}\text{o} \) is raised at the same time. Moreover, the protocol
allows the memory to send the grant signal \( \text{data}_{-}\text{gnt}_{-}\text{i} \) immediately, therefore the
grant signal is evaluated in this state too. The next state can be \( \text{WAIT}_{-}\text{RVALID} \),
in case the signal or \( \text{WAIT}_{-}\text{RVALID}_{-}\text{EX}_{-}\text{STALL} \) in case of signal equal to 0. This
signal indicates that the Execution stage is going to be stalled.


- **WAIT_RVALID.** In this state, the FSM waits for the rvalid signal in the LSU stage. If the `data_rvalid_i` is received from the Memory, the transaction can be considered finished. In fact, in the same cycle, the Execution stage might process another Load/Store instruction, so another transaction can be started setting the signal `data_req_o` and after that the reception of the `data_gnt_i` is immediately performed. It means that the next state can be WAIT_RVALID or WAIT_RVALID_EX_STALL according to the same conditions stated before. On the contrary, if the Execution stage is processing a different instruction, the `data_req_o` will be 0 and the next state will be IDLE again.

- **WAIT_RVALID_EX_STALL.** The FSM assumes this state when the Execution stage has been stalled for some reasons and the Load/Store instruction waits for the rvalid signal while is in the Execution stage. In this state it is not possible to initiate a new memory request. As soon as `data_rvalid_i` is received, if the stall is deasserted (`ex_valid_i` equal to 1) the transaction is completed and the next state will be IDLE, otherwise the next state will be IDLE_EX_STALL.

- **IDLE_EX_STALL.** This state is needed only to wait for stall deassertion. As soon as `ex_valid_i` is equal to 1, the FSM state will change into IDLE again.

### 4.4.2 Bytes-Enable Generator & Misalignment Input Logic

The Memory is organised in bytes and it is supposed to accept only aligned accesses, so within the 4-bytes address ranges. The memory will evaluate only the offset address `{data_addr_o[31:2],2'b00}`, so the microprocessor needs to communicate which set of bytes are actually accessed using another signal `data_be_o`. This is a 4-bits signal, each bit corresponds to a byte position starting from the given memory offset address:

- `data_be_o[0]` corresponds to the first byte with offset address `{data_addr_o[31:2],2'b00}`.
- `data_be_o[1]` corresponds to the second byte with offset address `{data_addr_o[31:2],2'b00}`.
- `data_be_o[2]` corresponds to the third byte with offset address `{data_addr_o[31:2],2'b00}`.
- `data_be_o[3]` corresponds to the fourth byte with offset address `{data_addr_o[31:2],2'b00}`.

Those bits can be set at the same time in order to access to many bytes at the same time (e.g. 4'1111b corresponds to a word memory access). This address manipulation is done to process misalignment accesses. In fact, the RI5CY core splits the misaligned access into aligned accesses.

In case of stores, the write data should be adapted to have meaningful data corresponding to the position indicated by the bits set in `data_be_o`.

### 4.4.3 Data Sign Extension & Misalignment Output Logic

Data read after a load operation is manipulated in order to perform a sign-extension in case of bytes and half-words and in case of misaligned accesses. The result is then written into the Register File through the LSU write port.

### 4.5 Peripherals and Memory model

For the scope of this thesis, it is worth to briefly describe the memory model adopted by the RI5CY core.

Figure 3.10 represents the structure available for the simulation of the core. As a matter of fact, the RI5CY testbench wraps together the RI5CY microprocessor with a memory model. This model consists of:
• The actual dual-port ram with the logic that implements the communication protocol.

• Non-synthesisable structures that belong to the testbench. Those are used to emulate other peripherals and for simulation specific requirements.

Figure 3.10: Peripherals and Memory model organisation
Chapter 4

Logic-in-Memory in RI5CY Framework

1 Logic-in-Memory State of Art

To overcome the communication speed issue between CPU and Memory, research institutes and industry are moving towards Processing-in-Memory architectures. The goal of the Processing-in-Memory concept is to reduce load and store operations in memory by distributing the computational part in the memory to execute some basic operations. The classic data movement proposed by the Von-Neumann architecture is revised, so that data will be not moved back and forward into the memory. As a matter of fact, memory will not only be the storage center of a computing systems, but will offer the possibility to manipulate the data stored bypassing the CPU. With this new system architecture, the CPU will not have the need to read the data, compute the operation and then store the data back in the memory, because the data processing will be performed in the memory itself. Therefore, the CPU is left to only coordinate the operation.

The advantage in terms of speed is immediate, reason why this new approach is very promising for the future and the scientific community is pushing towards this direction. Literature offers a wide set of Processing-in-Memory (PiM) implementations and definitions. In particular, [7] classifies the four main typologies of PiM according to the role that memory has for the computation:

- \textit{Computation-near-Memory (CnM)}. According to this definition, memory and computational logic are kept separated. Anyway, thanks to the new 3D-integration technology, those two entities can be really close, so the length of the interconnections is extremely reduced. An example of this typology is WIDE-IO2, a 3D stacked DRAM memory [8] that has a logical layer placed at the bottom of the stack.

- \textit{Computation-with-Memory (CwM)}. Under this definition, are the memories that store pre-computed results. Often, a combination of Look Up Table (LUT) and Content Address Memory (CAM) is used. In fact, the LUT indicates the truth table of a certain operation, while the CAM stores the results. The "computation" is then performed into two steps. Firstly, the inputs are used to access the LUT, that in turn access to the CAM, retrieving an address. The second step consists in using the obtained address to read the result stored in the CAM.

- \textit{Computation-in-Memory (CiM)}. This typology does not change the memory array. Data computation is instead performed in the peripheral circuitry. For example,
sense amplifiers (SAs) can be slightly changed to perform simple bitwise operations, or particular decoders are also adopted to perform operations between many memory locations.

Configurable Logic-in-Memory Architecture (CLiMA) [9] is an heterogeneous architecture composed of an in-memory (LiM and/or CiM) computing unit that offers much flexibility.

- **Logic-in-Memory (LiM).** Data computation is performed directly inside the memory array, by adding some logic in each memory cell. Example of LiM is [10], an hardware implementation of the Binary Neural Network, in particular of the XNOR-Net model, that exploits the usage of XNOR gates.

For the scope of this thesis, it is worth to focus on the Logic-In-Memory. Figure 4.1 shows a further classification of the Logic-in-Memory, at a very high-level:

![Logic-in-Memory typologies](image)

**Figure 4.1: Logic-in-Memory typologies**

- **Pure Logic-in-Memory.** This definition sticks to the LiM definition given previously. The introduction of new gates within the single memory cell is a very simple and cost-effective LiM solution. According to the technology used to implement this kind of memory, very easy bitwise operations can be obtained almost for free from the array. The new cell will compute some combinational operations in addition to the classic storage functionality. (See part b).

- **Hybrid Logic-in-Memory.** A more broaden definition of the LiM can include some additional control logic around the memory array. The logic within each memory cell will still be present, but in order to execute more complex functions on the data stored, some control logic can be added around the array. This solution guarantees
much more flexibility and will allow to perform more elaborated operations and algorithms. This solution can still be classified as LiM and not as CiM. In fact, the memory cells still require the additional gates, while the logic around the memory is only needed to coordinate the gates within the memory array. (See part c).

The Logic-in-Memory considered for this thesis, belongs to the second typology. Of course, this is a more elaborated and expensive solution, but it allows to consider a various number of operations and algorithms that the memory could do, without the need of the CPU.

The number and the types of operations that the LiM would perform depend on the actual implementation and from the needs of the system in which the memory will be integrated. Those operations can vary from bitwise operations between memory cells to more complex algorithms.

Logic-in-Memory opens a new world for the data processing design and it is clearly a desirable feature that must be explored. Nevertheless, it is important to consider that the LiM will introduce an additional level of complexity and it could have an impact in terms of area (definitely bigger than a normal memory), power and timing. All these considerations should be performed on a case by case basis, because depend on the actual implementation.

2 Logic-in-Memory architecture

The RISCY core supposes to have only one memory for both instructions and data. As a matter of fact, the instructions and data parts of the memory, not only share the same physical memory but there is not any specific address that divides the two parts. The management of the division between them is left to the compiler according to the size of the program that will be run.

Therefore, the available memory model is a dual port memory, such that fetch and load-store operations can occur in the same clock cycle and two decoders corresponding to the two ports, give the possibility to address all memory locations.

The implemented Logic-in-Memory adds some logic around the memory array and within the memory array itself. The result is a memory capable of some basic bitwise operations and of few simple algorithms.

In more details the proposed memory architecture can perform the following operations:

- **Normal load and store operations**: the new memory can still behave as a memory, so it will perform a read or a write in any memory locations in just 1 clock cycle. Data port of the memory supports load and store for 8-bit, 16-bit or 32-bit data.

- **Bitwise operations**: Only the data port of the memory can enable the logic for this kind of operations. Load and store can be performed together with a bitwise operation, using an input mask, in just 1 clock cycle. The available bitwise operations are AND, OR and XOR. Only in case of a store, the bitwise operation is supported also on a range of memory locations, assuming that the input mask to use is the same for all the locations selected.

  Bitwise operations are supported only on 32-bit data, on aligned addresses.

- **Maximum and minimum**: a special load operation can give the maximum or minimum value on certain range of memory locations. The duration of this memory operation is 33 clock cycles for any range selected.

  Maximum and minimum are computed considering 32-bit data values.

Figure 4.2 shows the high-level Logic-in-Memory structure. As mentioned before, due to the non-static distinction between instructions and data memory, the logic introduced
for the above listed operations, is distributed over all the memory locations, even if is effectively used with data and not with instructions.

![Figure 4.2: Dual port Logic-in-Memory high level architecture](image1)

### 2.1 Bitwise operations - Logic-in-Memory cell

The heart of the bitwise operations is the memory bit-cell as shown in Figure 4.3. The memory cell has been enlarged in order to compute the bitwise operation between the content of the cell and an input mask bit.

![Figure 4.3: Logic-in-Memory bit-cell](image2)
Defining as *load logic* the load operation that perform a logic operation, the load logic does not compromise the cell memory content: logic gates such AND, OR and XOR are placed at the output of the memory cell, then on the output bit line. The additional OR port is needed for max and min computation (more details in Section 2.2). In a *store logic* instead, the result of the bitwise operation is fed back as input of the cell. Both load and store logic requires then just 1 clock cycle to execute.

### 2.2 Maximum and minimum computation - logic around array

The Logic-in-Memory computes maximum and minimum with a very straightforward algorithm, based on an easy procedure people usually use to perform this computation. In case of maximum search, the algorithm starts evaluating the MSB of a set of memory words. If at least one MSB is equal to 1, the words that have MSB equal to 0 are excluded. The same operation is repeated N times as the number of bits of the words considered. The last operation is performed on the LSB.

The minimum computation works at the same way, with the only difference that the exclusion is done on words that show the considered bit equal to 1, instead of 0.

The implementation of this algorithm is based on the research work [6] and requires some additional logic within the memory cells (Figure 4.3) and around the memory array (Figure 4.4):

![Figure 4.4: Around-array logic for max-min computation](image)

- Some logic around the memory produces a 32-bit mask at each clock cycle, that has only one bit set per clock cycle. The initial mask sets the MSB, while the last mask produced sets the LSB.

- The 32-bit mask is distributed to groups of 4 bytes, therefore the evaluation is done in parallel in all the memory locations involved. The AND gate inside the new memory cell that has as inputs the bit cell content and the input mask, gives as result the bit cell content only in the position of the mask bit set to 1. All the other bits are masked with a 0. A 32 bits wired-or between the AND gate outputs is performed by the additional OR gate in the memory cell. The wired-or net gives the value of the bit to evaluate for each 4-byte group.
Another piece of logic around memory completes the one clock cycle step of the algorithm. In fact, this part of the logic evaluates the wired-or net corresponding to the words of interest. In case of max computation, words with the wired-or bit equal to 1 will be considered in the next cycle, otherwise those words will be excluded from the comparison. Opposite procedure is done in case of min computation. The information of the enabled words is stored inside registers `enabled_rows` and updated cycle by cycle. The initial value of these registers is given by the range address decoder, according to the range of words that are of interest. During the execution, only the registers of the `enabled_rows` equal to 1, can be updated by the wired-or result i each cycle. At the end of the algorithm, the enabled words registers that show a 1, correspond to the memory words with the maximum/minimum value.

The full algorithm requires 33 clock cycles to run: one cycle to initialise the enabled words information and 32 cycles to evaluate 32-bit words. The algorithm requires 33 clock cycles despite of the number of words to evaluate, because all the steps are performed in parallel between words.

### 2.3 Range operations

As indicated previously, the achieved memory architecture is able to perform operations on a certain range of memory locations. The range operations are:

- Allowed in case of a store logic with the same input mask;
- Mandatory in case of min/max computation.

The range operations suppose to have a starting address and the range of 32-bit words to involve, both given by the processor. The logic adopted to enable the required word lines is showed in Figure 4.5. The range decoder logic requires two normal address decoders, one for the starting address and one for the end address (end address is computed by adding the range to the starting address). The two intermediate nets of word lines are combined through some bitwise operations such that only the lines in between are effectively activated. In case of a non-range operation only the starting address is considered and the range logic is bypassed.
3 Logic-in-Memory ISA extension

In order to replace the simple RAM model of the RI5CY with the Logic-in-Memory architecture described, the ISA has been expanded introducing new instructions that manage the new memory capabilities. The new Logic-in-Memory extension has been created following the rules of the RISC-V ISA (described in section [ch. 2, 1.2]).

This thesis focused on two different extensions of the ISA in order to reflect two different hardware implementations of the interface Memory-Processor:

- **Same interface Memory-Processor**: this implementation supports the new Logic-in-Memory by keeping the same memory interface of the RISC-V core. This is done to prioritise the flexibility and re-usability of the core in other existing platforms.

- **New interface Memory-Processor**: this implementation instead, supports the new Logic-in-Memory operations by changing the RISC-V memory interface to maximise the efficiency of the communication between processor and memory.

### 3.1 Same interface Memory-Processor ISA extension

The solution proposed in Figure 4.6, keeps the same Memory-Processor interface. Therefore, the Logic-in-Memory functionality cannot be set by any inputs but should be stored somewhere. This project version proposes:

- The Logic-in-Memory settings are stored inside one specific memory address. The functionality of the memory will depend on what is written in this memory location, that will act as control signal for the entire memory. The information needed are the logic operation type and the range size for the operation.
The processor will program the memory simply by performing a store to this memory address. The processor must provide the information needed using the write-data bus already available from the interface.

To support this new functionality the RISC-V ISA introduces new instructions (Figure 4.7):

- **STORE_ACTIVATE_LOGIC**. This new instruction allows to program the memory to operate in a certain mode, by writing in the specific memory location. The instruction format gives the possibility to decode the information about the operation type and the range size. Those two information are packetised to be sent over the 32-bit write data bus. The available operation types are NONE, AND, OR, XOR, MAX, MIN. The range field should be used accordingly when allowed, otherwise it should be set to 0.

- **LOAD_MASK**. The already available LOAD instruction was not sufficient to perform a logic operation in memory. In fact, the RVI load instruction does not give...
the possibility to send to the memory the input mask. In fact, the LOAD\_MASK instruction is introduced only to read the input mask from the Register File through the rs2 field. The value read will be sent to the memory using the write data bus. The compiler should always place this instruction after the logic operations in memory are activated.

- **STORE.** This is not a new instruction for the RISC-V core. A normal store instruction is interpreted by the memory as a logic store instruction if the memory has been programmed accordingly. The value read by the source register rs2 corresponds to the input mask in case of a logic store or to the data to effectively store in case of a normal store.

The expected behaviour of memory interface is illustrated in Figure 4.8. In all the cases each actual Logic-in-Memory operation is preceded by the STORE\_ACTIVE\_LOGIC that passes the type of operation and the range of the operation through the write data bus. The next load/store instruction in memory will be interpreted by the memory according to what is stored in the special address. In case of max/min computation some other internal signals are showed: start\_maxmin is a pulse signal that kicks off the max/min specific hardware, in fact in the following cycle the enabled\_rows will assume an initial value (computed according to the starting address and the given range size) and the mask\_shifter is updated starting showing the value $2^{31}$ to isolate the MSB in the computation; when the mask assumes the value $2^9$ it means that the LSB is being evaluated, so stop\_maxmin\_computation is set to stop the algorithm.

The expected behaviour of memory interface is illustrated in Figure 4.8. In all the cases each actual Logic-in-Memory operation is preceded by the STORE\_ACTIVE\_LOGIC that passes the type of operation and the range of the operation through the write data bus. The next load/store instruction in memory will be interpreted by the memory according to what is stored in the special address. In case of max/min computation some other internal signals are showed: start\_maxmin is a pulse signal that kicks off the max/min specific hardware, in fact in the following cycle the enabled\_rows will assume an initial value (computed according to the starting address and the given range size) and the mask\_shifter is updated starting showing the value $2^{31}$ to isolate the MSB in the computation; when the mask assumes the value $2^9$ it means that the LSB is being evaluated, so stop\_maxmin\_computation is set to stop the algorithm.
3.2 New interface Memory-Processor ISA extension

As already mentioned, another version of the processor-memory system has been explored to reduce as much as possible the memory accesses. Figure 4.9 shows the new signals needed to drive the LIM:

- *logic memory* to differentiate a normal load/store from a logic load/store.
- *opcode_mem* that specifies the type of the logic operation.
- *asize_mem* to give the range width of the operation.

![Figure 4.9: RISC-V-Logic-in-Memory interface in the ‘New interface’ implementation](image)

The new ISA extension includes the following instructions (Figure 4.10):

- **STORE_LOGIC**: This instruction performs store memory operations on many memory locations at a time, as many as indicated in the register rsN: the value 0 and 1 will both allow the operation on a single integer memory location. The field *mem_funct* indicates the type of the logic operation.

  ![Figure 4.10: New ISA for ‘New interface’ implementation](image)

- **LOAD_LOGIC**: The instruction only allows single location load logic operations. Max/min computation is performed on a fixed size array equal to 10. If the comparison should be done among less than 10 integers, the compiler should take care of filling all the memory location involved in order to not compromise the result.
Figure 4.11 shows the expected waveforms for this second solution. It is immediately possible to observe the speed enhancement reached by this architecture. Thanks to the new Logic-in-Memory instructions, the RISC-V produces all the information needed by the new memory, so the memory operation takes only one instruction to complete.

(a) Load Max/Min

(b) Load OR/AND/XOR

(c) Store OR/AND/XOR

Figure 4.11: Waveforms for 'New interface' implementation
4 Architectural changes in RISC-V project

To support the new ISA extension, the available RI5CY architecture has been slightly expanded.

4.1 Same interface Memory-Processor RI5CY change

The implementation that keeps the same interface with the memory required some changes only into the ID stage (see Figure 4.12):

- The Decoder has been expanded to be able to recognise the new ISA extension with the new instructions STORE_ACTIVE_LOGIC and LOAD_MASK and then to set the appropriate control signals.

- The LOAD_MASK instruction requires a new Immediate format. For this reason the `imm_logmem_type` has been introduced. It is signed extended version of the last 7 MSBs of the instruction to decode `instr_rdata[31:25]`.

- The STORE_ACTIVE_LOGIC instruction needs to pass to the memory the value of the range and the operation type. The range is obtained by a reading of the Register File through the rs2 field, while the operation type is obtained directly by the instruction `instr_rdata[14:12]`. Those two values are merged in a 32-bit value and the result is sent to the memory through the `alu_operand_c`.

Figure 4.12: ID stage architectural change for ‘Same interface’ implementation
4.2 Same interface Memory-Processor RI5CY changes

This implementation requires changes in the ID and LSU stages because of the new signals introduced in the interface between microprocessor and memory (see Figures 4.13 and 4.14):

- The Decoder has been expanded as well to support the new instructions LOAD_LOGIC and STORE_LOGIC.
- The same Immediate format \texttt{imm\_logmem\_type} has been added also in this case because it is needed in both instructions.
- The new memory related signals \texttt{data\_opcode\_mem\_o} and \texttt{data\_logic\_in\_memory\_o} are available in the interface with the memory in the LSU stage. Anyway, those signals are driven in the ID stage by the decoder, that assigns to them 0, or \texttt{instr\_rdata[14:12]} and 1 respectively.

![Figure 4.13: ID stage architectural change for 'New interface' implementation](image)
4.3 Differences between the Logic-in-Memory implementations

The Logic-in-Memory used in the two versions of the project are very similar and both reflect the architectural description done in Section 2 of this chapter. This section instead, aims to highlight the small differences between the two LiM projects. Obviously those are caused by the need to have different interfaces. Figure 4.15 emphasises the variation adopted for the two LiM versions:

- 'Same interface' Logic-in-Memory keeps the original interface, then the RI5CY can only communicate with the memory using the standard signals. In fact, information regarding the logic operation to perform and the range of locations involved in the operation are stored inside a memory location. The RI5CY performs a store in a
specific memory location and all the control signals needed to coordinate the memory operations are driven directly by that memory location.

- 'New interface' Logic-in-Memory allows a new interface with the new signals. Therefore, the needed signals for the coordination of the new memory operations are driven directly by the RI5CY during a load or a store in memory.
Chapter 5

Simulations and Synthesis

1 Tools

The two different versions of the RISC-V and LiM were designed using SystemVerilog hardware description language (more details in Appendix A). The simulations were made using Modelsim-Altera Starter Edition 10.6c, while for their synthesis the adopted tool was Synopsys 2018.06.

2 Simulation with custom programs

Many times in this thesis has been stated that new ISA extension can generally improve the speed of the RISC-V in terms of execution time. In order to prove that, a set of programs have been written and simulated.

All the programs have been written in C language and then compiled with available RISC-V compiler (https://github.com/riscv/riscv-gnu-toolchain). However, the LiM ISA extension introduced in the hardware with this thesis, is not supported by the compiler. In fact, before any simulations all the programs have been compiled using the available ISA and then the new instructions from the LiM ISA extensions have been manually added to replace some parts of the code. The mixed software and manual compilation is not ideal, because takes a lot of time and does not guarantee any smart optimisations that the compiler alone would perform. For this reason, a limited amount of test programs have been compiled and simulated.

The methodology to determine the correctness of the results, consists of:

1. Writing the C program and compiling it with the available RISC-V compiler. The result is the <program>.hex file containing the instructions in machine language. The extensions used are the standard RVI (Base Integer extension) and RVM (Integer Multiplication and Division extension).

2. Kicking-off the simulation on the RISC-V system with the LiM. The LiM is used as a normal memory in this case, because the compiler do not use the new implemented instructions to translate the program. The simulation results will be the baseline for the comparison with the LiM-specific instructions.

3. Manually converting the instructions file <program>.hex in <program>_lim.hex, that contains the LiM instructions replacing a subset of compiled instructions.
4. Kicking-off the simulation on the RISC-V system with the LiM. This time, the simulation results contain the new ISA extension.

5. Comparing the two simulation outcomes.

This procedure is executed on the same programs for the both versions of the RISC-V: Same Interface and New Interface. Obviously, steps 1 and 2 bring to the same <program>.hex in both project versions. This is because the ISA used is the same and the changes done to introduce the two LiM ISA extensions do not alter the execution of the existing supported instructions.

For the sake of simplicity, the ISA without LiM extension, ISA with LiM extension for the new interface and ISA with LiM extension for the same interface will be referred respectively as old_ISA, newIF_ISA and sameIF_ISA.

To verify in the first place the functionality of the two project flavours, a couple of programs have been written and tested. Details about the programs and simulation results are described in the next sections.

2.1 Bitwise

The aim of this first test is to demonstrate the correct functionality of the two RISC-V projects with the Logic-in-Memory. In particular, this test program aims to show all the LiM bitwise operations performed on single memory words or on range of memory words.

Broadly speaking, the program bitwise.c performs the bitwise operations on an integer vector of 10 elements and on a standalone integer element. The bitwise operations performed are in order OR, AND and XOR. The final result is stored in another memory location and it is obtained with a combination of the value assumed by an element of the vector and the standalone variable.

2.1.1 C program

In the below figure is shown the C code used for the compilation. To facilitate the replacement of some instructions with the LiM instructions, the program explicitly declares the memory address of most variables.

```c
#include <stdio.h>
#include <stdlib.h>

int main(int argc, char *argv[])
{
    /* variable declaration */
    int N = 5, i, mask_or, mask_and, mask_xor;
    int *vector = 0x030000, *stand_alone = 0x30040, *final_result = 0x30080;

    /* fill vector */
    for(i=0; i<N; i++)
    {
        vector[i] = i*13467;
    }
    *stand_alone = vector[1]+0x768;

    /* OR operation */
    mask_or = 0xF1;
    for(i=0; i<N; i++)
    {
        vector[i] = vector[i] | mask_or;
    }
    *stand_alone = *stand_alone | mask_or;

    /* AND operation */
    mask_and = vector[N-1] & 0x8F;
    for(i=0; i<N; i++)
    {
        vector[i] = vector[i] & mask_and;
    }
    *stand_alone = *stand_alone & mask_and;

    /* XOR operation */
    mask_xor = vector[N-2] ^ 0xF0;
    for(i=0; i<N; i++)
    {
        vector[i] = vector[i] ^ mask_xor;
    }
}
```

58
CHAPTER 5. SIMULATIONS AND SYNTHESIS

2.1.2 Execution time estimation

According to the structure of the program, it is possible to perform a rough estimation of the executed time in terms of number of clock cycles (cc) in the three cases old_ISA, newIF_ISA and sameIF_ISA. This computation only takes into account the meaningful part of the code and assumes N as the size of the vector.

\[
\text{Execution time}_{\text{old ISA}}(\text{bitwise.c}) \approx 3(3N(\text{vector element}) + 3(\text{single element})) + 6(\text{final result}) \tag{5.1}
\]

\[
\text{Execution time}_{\text{newIF ISA}}(\text{bitwise.c}) \approx 3(1(\text{vector element}) + 1(\text{single element})) + 4(\text{final result}) \tag{5.2}
\]

\[
\text{Execution time}_{\text{sameIF ISA}}(\text{bitwise.c}) \approx 3(1(\text{mem active}) + 1(\text{vector element}) + 1(\text{single element})) + 4(\text{final result}) + 1(\text{mem active}) \tag{5.3}
\]

In 5.1 the factor 3 comes from the consideration that each vector element stored in memory, needs to be loaded into the microprocessor, combined with the mask value and then stored back in the memory. Same applies to the standalone element. Those operations
are repeated 3 times as the number of bitwise types (OR, AND, XOR). For the final result instead, the RISC-V needs to load two variables, perform the negation on both, combine the values with addition and then store the result. In 5.2 and 5.3 each memory element and standalone element can be manipulated directly in memory, so factor equal to 1. The final result is obtained performing the negation directly during the load from memory, then the addition and the the result is normally stored back in memory. The only difference between the two is the need to set up the memory operation in the latter case. As clearly highlighted from Figure 5.1, the newIF_ISA and the sameIF_ISA execution times do not depend on the size of vector, because all the elements of the vector perform the same operation with the same mask. The gap in terms of execution time becomes very important in case of a large vector. Simulation results are collected with N = 5.

2.1.3 Simulation results

The RISC-V has a debug unit, that is used only during the simulation, which prints a file containing the simulation results and showing all the meaningful details of the executed instructions. This debug unit has been very useful to compare the results in the three cases.

Only meaningful parts of the simulation are reported as follows. A white space between the rows shows a discontinuity between the parts of the program, always associated to the execution of loops.

As stated before, the main differences between the old_ISA program and the other ones are the missing loops replaced by range operations in memory, and bitwise operations are performed directly in memory whenever possible. For a better understanding of the simulation results reported below, it would be helpful to refer to the variables memory addresses.

<table>
<thead>
<tr>
<th>Time</th>
<th>Cycles</th>
<th>PC</th>
<th>Instr</th>
<th>Mnemonic</th>
<th>Address</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>2016ns</td>
<td>197</td>
<td>00000218</td>
<td>0007a023</td>
<td>sw</td>
<td>x0, 0(x15)</td>
<td>x15:00000000 PA:00000000</td>
<td></td>
</tr>
<tr>
<td>2026ns</td>
<td>198</td>
<td>0000021c</td>
<td>00d7a823</td>
<td>sw</td>
<td>x13, 16(x15)</td>
<td>x13:0000d26c x15:00000000 PA:00000010</td>
<td></td>
</tr>
<tr>
<td>2036ns</td>
<td>199</td>
<td>00000220</td>
<td>00030737</td>
<td>lui</td>
<td>x14, 0x30000</td>
<td>x14:00000000</td>
<td></td>
</tr>
<tr>
<td>2046ns</td>
<td>200</td>
<td>00000224</td>
<td>01478613</td>
<td>addi</td>
<td>x12, x15, 20</td>
<td>x12:00000000 x15:00000000</td>
<td></td>
</tr>
<tr>
<td>2056ns</td>
<td>201</td>
<td>00000228</td>
<td>00007a63</td>
<td>lw</td>
<td>x13, 0(x15)</td>
<td>x13:00000000 x15:00000000</td>
<td></td>
</tr>
<tr>
<td>2066ns</td>
<td>202</td>
<td>00000232</td>
<td>00478793</td>
<td>addi</td>
<td>x12, x15, 4</td>
<td>x12:00000004 x15:00000000</td>
<td></td>
</tr>
<tr>
<td>2076ns</td>
<td>203</td>
<td>00000030</td>
<td>016ee93</td>
<td>ori</td>
<td>x13, x13, 241</td>
<td>x13:00000000 x15:00000000</td>
<td></td>
</tr>
<tr>
<td>2086ns</td>
<td>204</td>
<td>00000034</td>
<td>fed7ae23</td>
<td>sw</td>
<td>x13, -4(x15)</td>
<td>x13:0000000f1 x15:00000000 PA:00000004</td>
<td></td>
</tr>
<tr>
<td>2096ns</td>
<td>205</td>
<td>00000038</td>
<td>fec798e3</td>
<td>bne</td>
<td>x15, x12, -16</td>
<td>x15:00000000 x12:00000000</td>
<td></td>
</tr>
<tr>
<td>2376ns</td>
<td>233</td>
<td>00000028</td>
<td>fec79e3</td>
<td>bne</td>
<td>x15, x12, 16</td>
<td>x15:00000000 x12:00000004</td>
<td></td>
</tr>
<tr>
<td>2386ns</td>
<td>234</td>
<td>0000003c</td>
<td>04072783</td>
<td>lw</td>
<td>x15, 64(x14)</td>
<td>x15:00000000 x14:00000000</td>
<td></td>
</tr>
<tr>
<td>2396ns</td>
<td>235</td>
<td>00000040</td>
<td>000306b7</td>
<td>lui</td>
<td>x13, 0x30000</td>
<td>x13:00000000</td>
<td></td>
</tr>
<tr>
<td>2406ns</td>
<td>236</td>
<td>00000044</td>
<td>0f17e793</td>
<td>ori</td>
<td>x15, x15, 241</td>
<td>x15:00000000 x15:00000000</td>
<td></td>
</tr>
<tr>
<td>2416ns</td>
<td>237</td>
<td>00000048</td>
<td>04f72023</td>
<td>sw</td>
<td>x15, 64(x14)</td>
<td>x15:00000000 x14:00000000</td>
<td></td>
</tr>
<tr>
<td>2426ns</td>
<td>238</td>
<td>00000052</td>
<td>00478793</td>
<td>addi</td>
<td>x15, x15, 4</td>
<td>x15:00000004 x15:00000000</td>
<td></td>
</tr>
<tr>
<td>2436ns</td>
<td>239</td>
<td>00000056</td>
<td>fed7ae23</td>
<td>sw</td>
<td>x15, -4(x15)</td>
<td>x15:0000000f1 x15:00000000 PA:00000004</td>
<td></td>
</tr>
<tr>
<td>2446ns</td>
<td>240</td>
<td>00000060</td>
<td>fec798e3</td>
<td>bne</td>
<td>x15, x11, -16</td>
<td>x15:00000000 x11:00000000</td>
<td></td>
</tr>
<tr>
<td>2456ns</td>
<td>241</td>
<td>00000064</td>
<td>0081f7313</td>
<td>addi</td>
<td>x14, x14, 143</td>
<td>x14:00000000 x14:00000000</td>
<td></td>
</tr>
<tr>
<td>2466ns</td>
<td>242</td>
<td>00000068</td>
<td>00f64633</td>
<td>xor</td>
<td>x12, x12, x15</td>
<td>x12:00000000 x12:00000000 x15:00000000</td>
<td></td>
</tr>
<tr>
<td>2476ns</td>
<td>243</td>
<td>00000072</td>
<td>fec79e3</td>
<td>bne</td>
<td>x15, x15, 16</td>
<td>x15:00000000 x15:00000000</td>
<td></td>
</tr>
<tr>
<td>2486ns</td>
<td>244</td>
<td>00000076</td>
<td>0086a703</td>
<td>addi</td>
<td>x15, x14, 20</td>
<td>x15:00000000 x14:00000000</td>
<td></td>
</tr>
<tr>
<td>2496ns</td>
<td>245</td>
<td>00000080</td>
<td>00000513</td>
<td>addi</td>
<td>x10, x0, 0</td>
<td>x10:00000000</td>
<td></td>
</tr>
<tr>
<td>2506ns</td>
<td>246</td>
<td>00000084</td>
<td>fec79e3</td>
<td>bne</td>
<td>x15, x15, 16</td>
<td>x15:00000000 x15:00000000</td>
<td></td>
</tr>
<tr>
<td>2516ns</td>
<td>247</td>
<td>00000088</td>
<td>00000513</td>
<td>addi</td>
<td>x10, x0, 0</td>
<td>x10:00000000</td>
<td></td>
</tr>
<tr>
<td>2526ns</td>
<td>248</td>
<td>00000092</td>
<td>fec79e3</td>
<td>bne</td>
<td>x15, x15, 16</td>
<td>x15:00000000 x15:00000000</td>
<td></td>
</tr>
<tr>
<td>2536ns</td>
<td>249</td>
<td>00000096</td>
<td>00000513</td>
<td>addi</td>
<td>x10, x0, 0</td>
<td>x10:00000000</td>
<td></td>
</tr>
<tr>
<td>2546ns</td>
<td>250</td>
<td>00000002</td>
<td>fec79e3</td>
<td>bne</td>
<td>x15, x15, 16</td>
<td>x15:00000000 x15:00000000</td>
<td></td>
</tr>
<tr>
<td>2556ns</td>
<td>251</td>
<td>00000006</td>
<td>fec79e3</td>
<td>bne</td>
<td>x15, x15, 16</td>
<td>x15:00000000 x15:00000000</td>
<td></td>
</tr>
<tr>
<td>2566ns</td>
<td>252</td>
<td>00000010</td>
<td>00000513</td>
<td>addi</td>
<td>x10, x0, 0</td>
<td>x10:00000000</td>
<td></td>
</tr>
<tr>
<td>2576ns</td>
<td>253</td>
<td>00000014</td>
<td>fec79e3</td>
<td>bne</td>
<td>x15, x15, 16</td>
<td>x15:00000000 x15:00000000</td>
<td></td>
</tr>
<tr>
<td>2586ns</td>
<td>254</td>
<td>00000018</td>
<td>fec79e3</td>
<td>bne</td>
<td>x15, x15, 16</td>
<td>x15:00000000 x15:00000000</td>
<td></td>
</tr>
<tr>
<td>2596ns</td>
<td>255</td>
<td>00000022</td>
<td>fec79e3</td>
<td>bne</td>
<td>x15, x15, 16</td>
<td>x15:00000000 x15:00000000</td>
<td></td>
</tr>
<tr>
<td>2606ns</td>
<td>256</td>
<td>00000026</td>
<td>fec79e3</td>
<td>bne</td>
<td>x15, x15, 16</td>
<td>x15:00000000 x15:00000000</td>
<td></td>
</tr>
</tbody>
</table>
2.2 Max-Min

The program max_min.c simply performs the maximum and the minimum computation within a given vector. The used algorithm is the classical one, where max and min variable are initialised to the first element of the array. The max and min values are computed by a comparison of the max/min variable with all the vector elements. This algorithm has been useful to test the correct functionality of the max/min operations available in the LiM.
2.2.1 C program

The implemented C code for this algorithm also specifies the memory address for the most meaningful variables.

```c
#include <stdio.h>
#include <stdlib.h>

int main(int argc, char *argv[])
{
    /* variable declaration */
    int N = 10;
    int i;
    int *vector = 0x30000;
    int *max = 0x300F0;
    int *min = 0x300F4;

    /* fill vector */
    for(i=0; i<N; i++)
    { vector[i] = i*13467; }

    /* MAX operation */
    *max = vector[0];
    for(i=1; i<N; i++)
    { if(vector[i]>*max){
             *max = vector[i];
            } }

    /* MIN operation */
    *min = vector[0];
    for(i=1; i<N; i++)
    { if(vector[i]<*min){
            *min = vector[i];
            } }
    return EXIT_SUCCESS;
}
```

Listing 5.5: Custom program `max_min.c`

2.2.2 Execution time estimation

The execution time estimation is showed below, assuming that N is the size of the vector:

\[
\text{Execution time}_{\text{old ISA}}(\text{max}_\text{min}.c) \approx 4N(max) + 4N(min) \quad (5.4)
\]

\[
\text{Execution time}_{\text{new1F ISA}}(\text{max}_\text{min}.c) \approx 33(max) + 33(min) \quad (5.5)
\]

\[
\text{Execution time}_{\text{same1F ISA}}(\text{max}_\text{min}.c) \approx 1(\text{mem}_\text{active}) + 33(max) + 1(\text{mem}_\text{active}) + 33(min) + 1(\text{mem}_\text{active}) \quad (5.6)
\]

The execution time in the case of the old ISA 5.4, has been estimated taking into account that the max/min variable will be computed within a for-cycle that evaluates all the element of the vector. Each cycle consists of loading the max/min and the vector element, then performing the comparison and finally updating the max/min value. The algorithm actually initialises the max/min to the first memory element, so theoretically the four described operations should be repeated N-1 times. However, N is considered for this rough estimation to take in to account the overhead due to the max/min variable initialisation.

The new implemented ISAs, also for this second program give a big advantage with a big N. The reason is again that the LiM computes the max/min in parallel on all the vector elements, by considering one bit at a time. See 5.5, 5.6 and Figure 5.2. Similarly to the previous case, also in the `max_min.c` the only difference between the two LiM implementations is the need to set up the memory to perform the desired operation. Anyway, for a big N, this difference is negligible.

The chosen N for the simulation is 10. In fact, according to the approximate estimation, N=10 should already show an improvement in terms of execution time, Figure 5.2. The
number N has been chosen to minimise the simulation time but at the same time, big enough to show the LiM benefits.

2.2.3 Simulation results

Here below the details on the simulations. Note that the vector has been initialised with increasing numbers, so the maximum is in the last position, while the minimum corresponds to the first element. In the old_ISA case, white spaces are used to indicate the presence of loops.

<table>
<thead>
<tr>
<th>Time</th>
<th>Cycles PC</th>
<th>Instr</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>2886ns</td>
<td>284 00000254 0090423  sw</td>
<td>x8, 0(x15)</td>
<td>x15:00000000 PA:00000000</td>
</tr>
<tr>
<td>2896ns</td>
<td>205 00000258 0090423  sw</td>
<td>x9, 240(x15)</td>
<td>x15:00000000 PA:00000000</td>
</tr>
<tr>
<td>210ns</td>
<td>206 00000260 0478793  addi</td>
<td>x12, 14, 4x15</td>
<td>x12:00000000 PA:00000000</td>
</tr>
<tr>
<td>212ns</td>
<td>208 00000264 0090463  lw</td>
<td>x13, 0(x15)</td>
<td>x13:00000000 PA:00000000</td>
</tr>
<tr>
<td>213ns</td>
<td>209 00000268 0f072583 lw</td>
<td>x11, 240(x14)</td>
<td>x11:00000000 PA:00000000</td>
</tr>
<tr>
<td>216ns</td>
<td>211 0000026c 0003463 bge</td>
<td>x11, x1, 8</td>
<td>x11:00000000 PA:00000000</td>
</tr>
<tr>
<td>216ns</td>
<td>209 00000270 0ed72823 sw</td>
<td>x13, 0(x15)</td>
<td>x13:00000000 PA:00000000</td>
</tr>
<tr>
<td>217ns</td>
<td>213 00000274 0478793 addi</td>
<td>x15, x15, 4</td>
<td>x15:00000000 PA:00000000</td>
</tr>
<tr>
<td>218ns</td>
<td>214 00000278 0e796e3 bne</td>
<td>x15, x12, -20</td>
<td>x15:00000000 PA:00000000</td>
</tr>
<tr>
<td>221ns</td>
<td>217 00000264 0090463  lw</td>
<td>x13, 0(x15)</td>
<td>x13:00000000 PA:00000000</td>
</tr>
<tr>
<td>2886ns</td>
<td>284 00000270 0ed72823 sw</td>
<td>x13, 240(x14)</td>
<td>x13:00000000 PA:00000000</td>
</tr>
<tr>
<td>2896ns</td>
<td>285 00000274 0478793 addi</td>
<td>x15, x15, 4</td>
<td>x15:00000000 PA:00000000</td>
</tr>
<tr>
<td>290ns</td>
<td>286 00000278 0e796e3 bne</td>
<td>x15, x12, -20</td>
<td>x15:00000000 PA:00000000</td>
</tr>
<tr>
<td>291ns</td>
<td>287 0000027c 0072783 lw</td>
<td>x15, 0(x14)</td>
<td>x15:00000000 PA:00000000</td>
</tr>
<tr>
<td>292ns</td>
<td>288 00000280 0470712 addi</td>
<td>x14, x14, 4</td>
<td>x14:00000000 PA:00000000</td>
</tr>
<tr>
<td>293ns</td>
<td>289 00000284 0e72823 sw</td>
<td>x15, 240(x14)</td>
<td>x15:00000000 PA:00000000</td>
</tr>
<tr>
<td>294ns</td>
<td>290 00000288 0030767 lui</td>
<td>x15, 0x30000</td>
<td>x15:00000000</td>
</tr>
<tr>
<td>295ns</td>
<td>291 0000028c 02878613 addi</td>
<td>x12, x15, 40</td>
<td>x12:00000000 PA:00000000</td>
</tr>
<tr>
<td>296ns</td>
<td>292 00000290 0072783 lw</td>
<td>x13, 0(x14)</td>
<td>x13:00000000 PA:00000000</td>
</tr>
<tr>
<td>297ns</td>
<td>293 00000294 0f74583 lw</td>
<td>x11, 244(x15)</td>
<td>x11:00000000 PA:00000000</td>
</tr>
<tr>
<td>298ns</td>
<td>295 00000298 006d463 bge</td>
<td>x13, x1, 8</td>
<td>x13:00000000 PA:00000000</td>
</tr>
<tr>
<td>302ns</td>
<td>298 000002a0 0470712 addi</td>
<td>x14, x14, 4</td>
<td>x14:00000000 PA:00000000</td>
</tr>
<tr>
<td>303ns</td>
<td>299 000002a4 0e716e3 bne</td>
<td>x14, x12, -20</td>
<td>x14:00000000 PA:00000000</td>
</tr>
<tr>
<td>306ns</td>
<td>302 00000290 0072783 lw</td>
<td>x13, 0(x14)</td>
<td>x13:00000000 PA:00000000</td>
</tr>
<tr>
<td>376ns</td>
<td>372 00000290 0072783 lw</td>
<td>x13, 0(x14)</td>
<td>x13:00000000 PA:00000000</td>
</tr>
<tr>
<td>377ns</td>
<td>373 00000294 0f74583 lw</td>
<td>x11, 244(x15)</td>
<td>x11:00000000 PA:00000000</td>
</tr>
<tr>
<td>379ns</td>
<td>375 00000298 006d463 bge</td>
<td>x13, x1, 8</td>
<td>x13:00000000 PA:00000000</td>
</tr>
<tr>
<td>382ns</td>
<td>378 000002a0 0470712 addi</td>
<td>x14, x14, 4</td>
<td>x14:00000000 PA:00000000</td>
</tr>
<tr>
<td>383ns</td>
<td>379 000002a4 0e716e3 bne</td>
<td>x14, x12, -20</td>
<td>x14:00000000 PA:00000000</td>
</tr>
<tr>
<td>384ns</td>
<td>380 000002a8 0006a3 i addi</td>
<td>x10, x0, 8</td>
<td>x10:00000000 PA:00000000</td>
</tr>
<tr>
<td>385ns</td>
<td>381 000002ac 0000867 jalr</td>
<td>x8, x1, 0</td>
<td>x1:00000000 PA:00000000</td>
</tr>
</tbody>
</table>

Figure 5.2: Estimation execution time max_min.c in old_ISA, newIF_ISA and sameIF_ISA.
CHAPTER 5. SIMULATIONS AND SYNTHESIS

3 Simulation with standard programs

The following sections instead are intended to show the usage of the LiM in real world algorithms, so called standard algorithms.

In order to fully exploit the advantages of the Logic-in-Memory, the selection of the algorithms has been done according to the following criteria:

- **High data demand.** Applications with high memory content are suitable because the LiM can reduce the data movement to/from memory.

- **Data manipulation with supported LiM operations.** The implemented LiM can perform a limited amount of operations without the need of the microprocessor. To exploit its functionality it is needed to select algorithms that would use these operations.

- **Simple algorithms.** Not too complex algorithms are needed at this stage because the compiler does not support the new LiM ISAs. Simple algorithms avoid the risk to introduce errors during the partial manual compilation.

### 3.1 Database search with Bitmap Indexes algorithm

A bitmap index [11] is a special kind of data structure that uses bitmaps to speed-up the processing of stored data. In fact, it is usually used for search operations in large data warehouses.

The basic idea is to use bits (0 or 1) to indicate whether a feature is satisfied or not. The index is mapped with 1 if the feature is satisfied, or with 0 if not.

For example, considering the Table 5.1, the first column contains the student ID (the index) and the remaining ones the age brackets (the features) that can be satisfied or not. Bitmap indexes can efficiently process any queries, using bitwise operations [12]. The search algorithm is therefore reduced to simple bitwise operations, resulting extremely fast. This is the reason why this kind of algorithms are really used in real world applications.
According to the students example, a possible query can be: Which students are over 18? 
The answer is showed in Figure 5.3.

3.1.1 C program

The Logic-in-Memory could further speed-up the data search algorithm, performing some 
bitwise operations in memory.

The C program developed for this thesis is very similar to the example showed above. The 
dataset includes a set of features on some high school students. Features considered are 
gender and range ages, while the queries are:

1. Which students are male and older than 19?

2. Which students are older than 18?

Note that 160 students are considered in the dataset. The features associated to the 
students are distributed over 5 integer vectors, because Logic-in-Memory operations can 
only be performed on 32-bit data.

```
#include <stdio.h>
#include <stdlib.h>

int main(int argc, char* argv[])
{
    /* variable declaration */
    int i;
    int *result_M_over19=0x300B0;
    int *result_over18 =0x300D0;
    /* Initialize bitmap */
    int *v_age16 = 0x30000;
    int *v_age17 = 0x30018;
    int *v_age18 = 0x30030;
    int *v_age19 = 0x30048;
    int *v_age20 = 0x30060;
    int *v_genderM = 0x30078;
    int *v_genderF = 0x30090;
    v_age16[0] =0x00000000; v_age16[1] =0x00000000; v_age16[2] =0xFFFF0000; v_age16[3] =0x00000000; v_age16[4] =0x00000000; v_age16[5] =0xFFFF0000;
v_age17[0] =0x00000000; v_age17[1] =0x00000000; v_age17[2] =0xFFFF0000; v_age17[3] =0x00000000; v_age17[4] =0x00000000; v_age17[5] =0x00000000;
v_age18[0] =0x00000000; v_age18[1] =0x00000000; v_age18[2] =0x00000000; v_age18[3] =0x00000000; v_age18[4] =0x00000000; v_age18[5] =0x00000000;
v_age19[0] =0x00000000; v_age19[1] =0x00000000; v_age19[2] =0x00000000; v_age19[3] =0x00000000; v_age19[4] =0x00000000; v_age19[5] =0x00000000;
v_age20[0] =0x00000000; v_age20[1] =0x00000000; v_age20[2] =0x00000000; v_age20[3] =0x00000000; v_age20[4] =0x00000000; v_age20[5] =0x00000000;
}```
3.1.2 Execution time estimation

The approximate time estimation consider \( N = \frac{\text{Nindices}}{32} \), because 32 corresponds to the parallelism of data memory operations.

\[
\text{Execution\_time_{old\_ISA}(bitmap\_search.c)} \approx 6N(\text{result\_M\_over19}) + 5N(\text{result\_over18}) \tag{5.7}
\]

\[
\text{Execution\_time_{newIF\_ISA}(bitmap\_search.c)} \approx 4N(\text{result\_M\_over19}) + 4N(\text{result\_over18}) \tag{5.8}
\]

\[
\text{Execution\_time_{sameIF\_ISA}(bitmap\_search.c)} \approx 1(\text{mem\_active}) + 5N(\text{result\_M\_over19}) + 4N(\text{result\_over18}) + 1(\text{mem\_active}) \tag{5.9}
\]

In case of the old\_ISA, the execution time for the first query considers a factor equal to 6, because of the need to load three different memory variables, perform two bitwise operations and then store the result in the required memory location. The same query can be computed for newIF\_ISA by loading the first variable, performing a load-OR for the second variable, then proceeding with a load-AND for the third variable and finally store the result in memory. The second query is computed similarly taking into account the compiler will recognise the optimisation \((\sim A) \& (\sim B) = \sim (A | B)\), according to the De Morgan’s Law.

For this application a special note is needed for the same\_ISA system. As a matter of fact, this system needs to assume that the memory location where to store the queries results needs to be initialised to zero. The reason behind this assumption is that, to keep the efficiency of the Logic-in-Memory instructions the memory should be set on one memory operation for the entire algorithm execution. In this case, the most convenient logic operation to choose is the OR operation. Therefore, assuming the results memory locations initialised to zero would avoid to change the memory configuration, because the store-OR operation between a value and zero corresponds to a normal store operation.

For this reason, in the case of sameIF\_ISA the execution time will include the activation and deactivation of the OR operation in memory, all the neutral operations will be performed using \(x_0\) as the input mask. The first query will require a load of the first variable, then a load OR of the second variable using the first variable as input mask, afterwards the third variable is loaded and a normal AND is performed. The result is finally stored in memory. The second query instead, requires the loading of the first variable, the load-OR of the second variable, the NOT operation on the partial result and the final result can be stored in memory.
CHAPTER 5. SIMULATIONS AND SYNTHESIS

3.1.3 Simulation results

The simulation shows a really slight improvement for $N = 5$ ($N_{indices} = 160$). The improvement is not much as expected because of the stall of the RISC-V pipeline when performing an operation that needs the result of a load operation. The stall is caused because of the forwarding mechanism not possible with a data read from memory. The instructions saved with the Logic-in-Memory operations are partially wasted with the introduction of these stalls, resulting in a smaller improvement than expected.

<table>
<thead>
<tr>
<th>Time</th>
<th>Cycles PC</th>
<th>Instr</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>2276ns</td>
<td>223 0000002a 09078793 addi</td>
<td>x15, x15, 144</td>
<td>x15=00030000 x15:00030000</td>
</tr>
<tr>
<td>2286ns</td>
<td>224 00000024 fe872603 lw</td>
<td>x12, -24(x14)</td>
<td>x12=ffffffff x14=00030078 PA:00030060</td>
</tr>
<tr>
<td>2296ns</td>
<td>225 00000028 0d782663 lw</td>
<td>x13, -48(x14)</td>
<td>x13=00000000 x13=00030078 PA:00030048</td>
</tr>
<tr>
<td>2306ns</td>
<td>226 0000002c 00470713 addi</td>
<td>x14, x14, 4</td>
<td>x14=00000000 x14=00030078</td>
</tr>
<tr>
<td>2316ns</td>
<td>227 00000020 005e66e3 or</td>
<td>x13, x13, x12</td>
<td>x13=00000000 x13=00000000 x12=ffffffff</td>
</tr>
<tr>
<td>2326ns</td>
<td>228 00000024 fc72603 lw</td>
<td>x12, -4(x14)</td>
<td>x12=00000000 x14=00030078 PA:00030060</td>
</tr>
<tr>
<td>2336ns</td>
<td>230 00000028 00c67636 and</td>
<td>x13, x13, x12</td>
<td>x13=00000000 x13=ffffffff x12=00000000</td>
</tr>
<tr>
<td>2356ns</td>
<td>231 0000002c 02d72a23 sw</td>
<td>x13, 52(x14)</td>
<td>x13=00000000 x13=00030078 PA:00030060</td>
</tr>
<tr>
<td>2366ns</td>
<td>232 00000020 ffffffff bne</td>
<td>x14, x15, -28</td>
<td>x14=0003007c PA:00030060</td>
</tr>
<tr>
<td>2836ns</td>
<td>279 00000024 fe872603 lw</td>
<td>x12, -24(x14)</td>
<td>x12=00000000 x14=00000000 PA:00030074</td>
</tr>
<tr>
<td>2846ns</td>
<td>280 00000028 0d782663 lw</td>
<td>x13, -48(x14)</td>
<td>x13=00000000 x13=00030078 PA:00030048</td>
</tr>
<tr>
<td>2856ns</td>
<td>281 0000002c 00470713 addi</td>
<td>x14, x14, 4</td>
<td>x14=00000000 x14=00030078</td>
</tr>
<tr>
<td>2866ns</td>
<td>282 0000002b 005e66e3 or</td>
<td>x13, x13, x12</td>
<td>x13=00000000 x13=00030000 x12=00000000</td>
</tr>
<tr>
<td>2876ns</td>
<td>283 00000024 fc72603 lw</td>
<td>x12, -4(x14)</td>
<td>x12=ffffffff x14=00030078 PA:00030060</td>
</tr>
<tr>
<td>2886ns</td>
<td>285 00000028 00c67636 and</td>
<td>x13, x13, x12</td>
<td>x13=00000000 x13=00030000 x12=ffffffff</td>
</tr>
<tr>
<td>2896ns</td>
<td>286 0000002c 02d72a23 sw</td>
<td>x13, 52(x14)</td>
<td>x13=00000000 x13=00030000 PA:00030060</td>
</tr>
<tr>
<td>2906ns</td>
<td>287 00000020 ffffffff bne</td>
<td>x14, x15, -28</td>
<td>x14=0003007c PA:00030060</td>
</tr>
<tr>
<td>2916ns</td>
<td>288 00000024 0003007b lui</td>
<td>x15, 0x30000</td>
<td>x15=00030000</td>
</tr>
<tr>
<td>2926ns</td>
<td>289 0000002c 0187e8093 addi</td>
<td>x13, x15, 24</td>
<td>x13=00030018 x15=00030000</td>
</tr>
<tr>
<td>2936ns</td>
<td>290 0000002c 0187703 lw</td>
<td>x14, 24(x15)</td>
<td>x14=00000000 x15=00030000 PA:00030018</td>
</tr>
<tr>
<td>2946ns</td>
<td>291 0000002b 00076d03 lw</td>
<td>x12, 0(x15)</td>
<td>x12=00000000 x15=00030000 PA:00030000</td>
</tr>
<tr>
<td>2956ns</td>
<td>292 00000024 00478793 addi</td>
<td>x15, x15, 4</td>
<td>x15=00030000 x15=00030000 PA:00030060</td>
</tr>
<tr>
<td>2966ns</td>
<td>293 00000028 00c67636 and</td>
<td>x13, x13, x12</td>
<td>x13=00000000 x13=00030000 x12=00000000</td>
</tr>
<tr>
<td>2976ns</td>
<td>294 0000002c ff7f4713 sw</td>
<td>x14, x14, -1</td>
<td>x14=ffffffff x14=00030000</td>
</tr>
<tr>
<td>2986ns</td>
<td>295 00000020 0c67a623 sw</td>
<td>x14, 204(x15)</td>
<td>x14=ffffffff x15=00030000 PA:00030060</td>
</tr>
<tr>
<td>3006ns</td>
<td>296 00000024 fedf94e3 bne</td>
<td>x15, x13, -24</td>
<td>x15=00030000 x13=00030018</td>
</tr>
<tr>
<td>3396ns</td>
<td>335 0000002c 0187703 lw</td>
<td>x14, 24(x15)</td>
<td>x14=ffffffff x15=00030014 PA:0003002c</td>
</tr>
<tr>
<td>3406ns</td>
<td>336 00000028 00076d03 lw</td>
<td>x12, 0(x15)</td>
<td>x12=00000000 x15=00030014 PA:00030014</td>
</tr>
<tr>
<td>3416ns</td>
<td>337 0000002c 00478793 addi</td>
<td>x15, x15, 4</td>
<td>x15=00030018 x15=00030014</td>
</tr>
<tr>
<td>3426ns</td>
<td>338 0000002b 00c67636 or</td>
<td>x14, x14, x12</td>
<td>x14=ffffffff x14=ffffffff x12=00000000</td>
</tr>
<tr>
<td>3436ns</td>
<td>339 0000002c ff7f4713 sw</td>
<td>x14, x14, -1</td>
<td>x14=ffffffff x14=00030000</td>
</tr>
<tr>
<td>3446ns</td>
<td>340 00000020 0c67a623 sw</td>
<td>x14, 204(x15)</td>
<td>x14=00000000 x15=00030018 PA:000300e4</td>
</tr>
</tbody>
</table>

Figure 5.4: Estimation execution time bitmap_search.c in old_ISA, newIF_ISA and sameIF_ISA
3.2 AES Addroundkey algorithm

The Advanced Encryption Standard (AES) plays an important role in the security of data transmission [13] [14] [15]. The algorithm has been already implemented in hardware or
software in many different ways, because of its broad range of applications. The cryptography algorithm encrypts chunks of 128-bit data (also called plaintext) organised in a 4x4 matrix defined as \textit{states}. In the AES-128 case, the data is transformed by means of a 128-bit \textit{key} also organised in a 4x4 matrix. Figure 5.5 describes at a very high level the 10 rounds that perform the data encryption and all the steps needed in each round.

![Figure 5.5: AES encryption algorithm](image)

The work done in this thesis for the AES, aims to speed-up the software implementation of the \textit{AddRoundKey} step, that is performed 11 times in the whole encryption process. The \textit{AddRoundKey} consists in XOR operations between the bytes of the states matrix and the key matrix, element by element. The result is the next states matrix, which is used for the subsequent steps that lead to the encryption.

### 3.2.1 C program

The C code implemented, initialises the states and the key into predefined memory locations. The execution of the algorithm itself is very straightforward.

```c
#include <stdio.h>
#include <stdlib.h>

int main(int argc, char* argv[]) {
    /* input variables declaration */
    int (*states)[4][4] = 0x30000;
    (*states)[0][0]=0x32; (*states)[0][1]=0x88; (*states)[0][2]=0x31; (*states)[0][3]=0xE0;
    (*states)[1][0]=0x43; (*states)[1][1]=0x54; (*states)[1][2]=0x31; (*states)[1][3]=0x37;
    (*states)[2][0]=0xF6; (*states)[2][1]=0x30; (*states)[2][2]=0x98; (*states)[2][3]=0x07;
    (*states)[3][0]=0xA8; (*states)[3][1]=0x8D; (*states)[3][2]=0xA2; (*states)[3][3]=0x34;

    int (*key)[4][4] = 0x30200;
    (*key)[0][0]=0x00; (*key)[0][1]=0xA5; (*key)[0][2]=0xA8; (*key)[0][3]=0xA0;
    (*key)[1][0]=0xE9; (*key)[1][1]=0x09; (*key)[1][2]=0xBB; (*key)[1][3]=0x2A;
    (*key)[2][0]=0x00; (*key)[2][1]=0x98; (*key)[2][2]=0xA2; (*key)[2][3]=0x34;
    (*key)[3][0]=0x8D; (*key)[3][1]=0x09; (*key)[3][2]=0xBB; (*key)[3][3]=0x2A;
}
```
3.2.2 Execution time estimation

The estimation of the number of clock cycles needed by the `addroundkey.c` program does not depend on any variables, because the size of the input data is fixed. In fact, the number of elements N is 16.

\[
\text{Execution time}_{\text{old\_ISA}}(\text{aes128\_addroundkey.c}) \approx 4N = 64\text{cc} \quad (5.10)
\]

\[
\text{Execution time}_{\text{newIF\_ISA}}(\text{aes128\_addroundkey.c}) \approx 2N = 32\text{cc} \quad (5.11)
\]

\[
\text{Execution time}_{\text{sameIF\_ISA}}(\text{aes128\_addroundkey.c}) \approx 1(\text{mem\_active}) + 2N + 1(\text{mem\_active}) = 34\text{cc} \quad (5.12)
\]

For each element of the array, the operations to consider with the old\_ISA are, the load of the states and key elements, the XOR operation between them and the store back in memory of the result. The newIF\_ISA saves two clock cycles per each element, because the operation is performed directly in memory. As usual, the sameIF\_ISA introduces two additional clock cycles because of the operations needed for the memory configurations.

3.2.3 Simulation results

Simulation results show an important improvement in terms of execution time in both cases. Considering that in the full AES algorithm, this piece of program would be executed 11 times for each 128-bit chunk of input data, the overall speed-up introduced by the LiM is remarkable.

<table>
<thead>
<tr>
<th>Time</th>
<th>Cycles</th>
<th>PC</th>
<th>Instr</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>2516ns</td>
<td>247</td>
<td>0000002e</td>
<td>000308b7</td>
<td>lui x17, 0x30000 x17=00030000</td>
</tr>
<tr>
<td>2526ns</td>
<td>248</td>
<td>0000002d</td>
<td>00040013</td>
<td>addi x6, x0, 4 x6=00000004</td>
</tr>
<tr>
<td>2536ns</td>
<td>249</td>
<td>0000002e</td>
<td>00000093</td>
<td>addi x13, x0, 0 x13=00000000</td>
</tr>
<tr>
<td>2546ns</td>
<td>250</td>
<td>0000002e</td>
<td>00261813</td>
<td>slli x16, x12, 0x2 x16:00000000 x12:00000000</td>
</tr>
<tr>
<td>2556ns</td>
<td>251</td>
<td>0000002e</td>
<td>00000073</td>
<td>add x14, x16, x13 x14:00000004 x16:00000000 x13:00000000</td>
</tr>
<tr>
<td>2566ns</td>
<td>252</td>
<td>0000002e</td>
<td>00271713</td>
<td>slli x14, x14, 0x2 x14:00000000 x14:00000000</td>
</tr>
<tr>
<td>2576ns</td>
<td>253</td>
<td>0000002e</td>
<td>00000053</td>
<td>add x10, x17, x14 x10:00000000 x17:00000000 x14:00000000</td>
</tr>
<tr>
<td>2586ns</td>
<td>254</td>
<td>0000002e</td>
<td>00000073</td>
<td>add x14, x18, x14 x14:00000000 x18:00000000 x14:00000000</td>
</tr>
<tr>
<td>2596ns</td>
<td>255</td>
<td>00000030</td>
<td>00025838</td>
<td>lw x11, 0(x10) x11:00000000 x10:00000000 PA:00000000</td>
</tr>
<tr>
<td>2606ns</td>
<td>256</td>
<td>00000030</td>
<td>00027030</td>
<td>lw x14, 0(x14) x14:00000000 x14:00000000 PA:00000000</td>
</tr>
<tr>
<td>2616ns</td>
<td>257</td>
<td>00000030</td>
<td>00016931</td>
<td>addi x13, x13, 1 x13:00000001 x13:00000000</td>
</tr>
<tr>
<td>2626ns</td>
<td>258</td>
<td>00000030</td>
<td>00057331</td>
<td>xor x14, x11, x14 x14:00000000 x11:00000000 x14:00000000</td>
</tr>
<tr>
<td>2636ns</td>
<td>259</td>
<td>00000030</td>
<td>00052832</td>
<td>sw x14, 0(x10) x14:00000000 x10:00000000 PA:00000000</td>
</tr>
<tr>
<td>2646ns</td>
<td>260</td>
<td>00000031</td>
<td>0c66e3e3</td>
<td>bne x12, x6, -36 x12:00000000 x6:00000000</td>
</tr>
</tbody>
</table>

Listing 5.14: Extract of simulation result of `aes128\_addroundkey.c` - old\_ISA
### 3.3 Transport problem - Least Cost Method algorithm

The transport problem is an algorithm that minimises the cost of distributing a product from a number of sources or origins to a number of destinations [16]. Applications of this algorithm can be found in the logistic and shipment activities, where the aim is to minimise the cost of the shipments.

The origin of a transport problem is the location from which shipments start, while the destination of a transport problem is the location to which shipments are transported. The unit transport cost is the shipment cost related to a unique path between an origin and a destination.

Assuming to organise the transport problem data in a matrix, the matrix would follow the structure:

- In the rows there are the M suppliers (s₁, s₂, ..., sₘ).
- In the columns there are the M buyers (b₁, b₂, ..., bₘ).

#### Listing 5.15: Extract of simulation result of `aes128_addroundkey.c - new_ISA`

<table>
<thead>
<tr>
<th>Time Cycles</th>
<th>PC</th>
<th>Instr</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>2516ns</td>
<td>247</td>
<td>00000202</td>
<td>lui</td>
</tr>
<tr>
<td>2526ns</td>
<td>248</td>
<td>00000202</td>
<td>addi</td>
</tr>
<tr>
<td>2536ns</td>
<td>249</td>
<td>00000202</td>
<td>lui</td>
</tr>
<tr>
<td>2546ns</td>
<td>250</td>
<td>00000202</td>
<td>addi</td>
</tr>
<tr>
<td>2556ns</td>
<td>251</td>
<td>00000202</td>
<td>add</td>
</tr>
<tr>
<td>2566ns</td>
<td>252</td>
<td>00000202</td>
<td>slli</td>
</tr>
<tr>
<td>2576ns</td>
<td>253</td>
<td>00000202</td>
<td>add</td>
</tr>
<tr>
<td>2586ns</td>
<td>254</td>
<td>00000202</td>
<td>slli</td>
</tr>
<tr>
<td>2596ns</td>
<td>255</td>
<td>00000202</td>
<td>lw</td>
</tr>
<tr>
<td>2606ns</td>
<td>256</td>
<td>00000202</td>
<td>addi</td>
</tr>
<tr>
<td>2616ns</td>
<td>257</td>
<td>00000202</td>
<td>sw</td>
</tr>
<tr>
<td>2626ns</td>
<td>258</td>
<td>00000202</td>
<td>bne</td>
</tr>
<tr>
<td>4176ns</td>
<td>413</td>
<td>00000202</td>
<td>lui</td>
</tr>
<tr>
<td>4186ns</td>
<td>414</td>
<td>00000202</td>
<td>addi</td>
</tr>
<tr>
<td>4196ns</td>
<td>415</td>
<td>00000202</td>
<td>lui</td>
</tr>
<tr>
<td>4206ns</td>
<td>416</td>
<td>00000202</td>
<td>addi</td>
</tr>
<tr>
<td>4216ns</td>
<td>417</td>
<td>00000202</td>
<td>add</td>
</tr>
<tr>
<td>4226ns</td>
<td>418</td>
<td>00000202</td>
<td>slli</td>
</tr>
<tr>
<td>4236ns</td>
<td>419</td>
<td>00000202</td>
<td>add</td>
</tr>
<tr>
<td>4246ns</td>
<td>420</td>
<td>00000202</td>
<td>slli</td>
</tr>
<tr>
<td>4256ns</td>
<td>421</td>
<td>00000202</td>
<td>lw</td>
</tr>
<tr>
<td>4266ns</td>
<td>422</td>
<td>00000202</td>
<td>addi</td>
</tr>
<tr>
<td>4276ns</td>
<td>423</td>
<td>00000202</td>
<td>sw</td>
</tr>
<tr>
<td>4286ns</td>
<td>424</td>
<td>00000202</td>
<td>bne</td>
</tr>
</tbody>
</table>

#### Listing 5.16: Extract of simulation result of `aes128_addroundkey.c - same_ISA`

<table>
<thead>
<tr>
<th>Time Cycles</th>
<th>PC</th>
<th>Instr</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>2516ns</td>
<td>247</td>
<td>00000202</td>
<td>lui</td>
</tr>
<tr>
<td>2526ns</td>
<td>248</td>
<td>00000202</td>
<td>addi</td>
</tr>
<tr>
<td>2536ns</td>
<td>249</td>
<td>00000202</td>
<td>lui</td>
</tr>
<tr>
<td>2546ns</td>
<td>250</td>
<td>00000202</td>
<td>addi</td>
</tr>
<tr>
<td>2556ns</td>
<td>251</td>
<td>00000202</td>
<td>add</td>
</tr>
<tr>
<td>2566ns</td>
<td>252</td>
<td>00000202</td>
<td>slli</td>
</tr>
<tr>
<td>2576ns</td>
<td>253</td>
<td>00000202</td>
<td>add</td>
</tr>
<tr>
<td>2586ns</td>
<td>254</td>
<td>00000202</td>
<td>slli</td>
</tr>
<tr>
<td>2596ns</td>
<td>255</td>
<td>00000202</td>
<td>lw</td>
</tr>
<tr>
<td>2606ns</td>
<td>256</td>
<td>00000202</td>
<td>addi</td>
</tr>
<tr>
<td>2616ns</td>
<td>257</td>
<td>00000202</td>
<td>sw</td>
</tr>
<tr>
<td>2626ns</td>
<td>258</td>
<td>00000202</td>
<td>bne</td>
</tr>
</tbody>
</table>

71
• In each cell of the matrix, are the associated transport cost from the supplier to the buyer. For instance the cost of transport from the supplier 1 to the buyer 1 will be \( c_{11} \), while the cost to transport from supplier 1 to buyer 2 will be \( c_{12} \) and so on.

• Two additional variables are needed: the supply capacity and buying demand for each of the suppliers and buyers.

Therefore, as shown in the Table 5.2, it is possible to see all the related transport costs that will influence the final distribution. In fact, this problem aims at minimize the transport cost while meeting the various supply and demand. For the sake of simplicity the cost matrix and the supply and demand vectors are represented in the same table.

<table>
<thead>
<tr>
<th>Supplier \ Buyer</th>
<th>( b_1 )</th>
<th>( b_2 )</th>
<th>( b_3 )</th>
<th>Supply</th>
</tr>
</thead>
<tbody>
<tr>
<td>( s_1 )</td>
<td>5</td>
<td>8</td>
<td>4</td>
<td>50</td>
</tr>
<tr>
<td>( s_2 )</td>
<td>6</td>
<td>6</td>
<td>3</td>
<td>40</td>
</tr>
<tr>
<td>( s_3 )</td>
<td>3</td>
<td>9</td>
<td>6</td>
<td>60</td>
</tr>
<tr>
<td>Demand</td>
<td>20</td>
<td>95</td>
<td>35</td>
<td></td>
</tr>
</tbody>
</table>

Table 5.2: Transport problem example

The algorithm that computes the total minimum cost, works in the following way:

1. Find the minimum cost in the cost matrix.

2. In case of a tie, determine the path \( s_i-b_j \) giving the priority to the path with the maximum demand.

3. Update the demand \( demand_j \) of the buyer \( b_j \) and the capacity \( supply_i \) of the supplier \( s_i \). Both quantities should subtract the transfer amount, that in order to minimise the cost should be the maximum number of items that the supplier can give to the buyer, according to its demand.

4. Update the total cost: \( Total\_cost = Total\_cost + transfer \times c_{ij} \).

5. Repeat points 1-4 for all the elements of the cost matrix, then for all the possible paths, excluding already considered cost elements. At the end of the last iteration \( Total\_cost \) contains the minimum cost for the overall transports.

### 3.3.1 C program

The C program used for the simulation reflects the example showed in 5.2. This algorithm has been chosen because of the minimum function that the LiM could perform on the cost matrix, for each iteration. Moreover, in order to avoid the evaluation of already considered costs, a mask is applied to the considered cost element. The masking operation can be performed by the LiM as well.

```c
#include <stdio.h>
#include <stdlib.h>

int main(int argc, char* argv[])
{
    /* input variables declaration */
    int (*costs)[3][3] = 0x30000;
    (*costs)[0][0]=5; (*costs)[0][1]=8; (*costs)[0][2]=4;
    (*costs)[1][0]=6; (*costs)[1][1]=6; (*costs)[1][2]=3;
    (*costs)[2][0]=3; (*costs)[2][1]=9; (*costs)[2][2]=6;

    int *demand = 0x30030;

    int *supply = 0x30040;
    supply[0]=50; supply[1]=40; supply[2]=60;

    int *total_cost = 0x30060;

    /* Others */
    int i, j, s, d, dest_i, src_i;
    int min_cost, max_demand, transfer;
```
3.3.2 Execution time estimation

The execution time estimation for \textit{transport\_min\_cost.c} program, considers \( N = M \times M \) the total number of cost elements, corresponding to the number of possible paths between supplier and buyers. Only the parts of the code that could be executed with LiM instructions are considered in the computation. The code that remains unchanged between the three versions is considered as \textit{fixed} and it is not included as offset in the Figure 5.6.

\[
\text{Execution\_time\_old\_ISA}(\text{transport\_min\_cost.c}) \approx N(4N(\text{min}) + \text{fixed} + 3(\text{mask}_{\text{min}}))
\]

\[
\text{Execution\_time\_newIF\_ISA}(\text{transport\_min\_cost.c}) \approx N(33(\text{min}) + \text{fixed} + 1(\text{mask}_{\text{min}}))
\]

\[
\text{Execution\_time\_sameIF\_ISA}(\text{transport\_min\_cost.c}) \approx N(1(\text{mem\_active}) + 33(\text{min}) + 1(\text{mem\_active}) + \text{fixed} + 3(\text{mask}_{\text{min}}))
\]

From the execution with the old\_ISA instructions, it is expected to see a quadratic dependency on the number \( N \), as immediately visible from Figure 5.6. In fact, the total number of clock cycles needed is computed considering that the minimum needs 4 steps for each matrix element. In fact, in each iteration the RISC-V should read the matrix element and the minimum variable, compare the two and save the minimum between them. After all the updates are done with the new minimum, the considered cost element in the matrix is masked, and so a factor 3 is considered to load the data, mask with 1s, store the data back in memory. Those operations are repeated for all the possible \( N \) paths in the matrix. The LiM instructions instead allow to change the dependency on \( N \) from quadratic to
linear. As a matter of fact, for both newIF_ISA and sameIF_ISA, the minimum computation takes always 33 clock cycles so there is not a dependency on $N$ anymore. As always, the only difference between the two are the additional two clock cycles needed for the memory configuration. Regarding the mask computation, only the newIF_ISA introduced a change with respect to the initial version. In fact, while for newIF_ISA the masking operation can be done directly in the memory, for the sameIF_ISA doing it would not have allowed to a reduction of the instructions required because of the needed configuration instructions.

### 3.3.3 Simulation results

Simulations show a really good improvement in terms of execution time in both cases for $N=9$. By increasing the number $N$ the improvement is expected to be even better.

<table>
<thead>
<tr>
<th>Time (ns)</th>
<th>Cycles</th>
<th>PC</th>
<th>Instr</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>2086</td>
<td>2042</td>
<td>00000025</td>
<td>0087a023 sw</td>
<td>x0, 96(x15)</td>
</tr>
<tr>
<td>2096</td>
<td>2050</td>
<td>00000025</td>
<td>00800133 addi</td>
<td>x30, x0, 3</td>
</tr>
<tr>
<td>2106</td>
<td>2060</td>
<td>00000025</td>
<td>008fe613 xor</td>
<td>x28, x28, -1</td>
</tr>
<tr>
<td>2116</td>
<td>2070</td>
<td>00000026</td>
<td>00800933 addi</td>
<td>x11, x0, 12</td>
</tr>
<tr>
<td>2126</td>
<td>2080</td>
<td>00000026</td>
<td>00800933 addi</td>
<td>x31, x0, 3</td>
</tr>
<tr>
<td>2136</td>
<td>2090</td>
<td>00000026</td>
<td>00801529 addi</td>
<td>x5, x15, 44</td>
</tr>
<tr>
<td>2146</td>
<td>2100</td>
<td>00000026</td>
<td>00800933 addi</td>
<td>x29, x0, 3</td>
</tr>
<tr>
<td>2156</td>
<td>2110</td>
<td>00000027</td>
<td>1280086f jal</td>
<td>x0, 296</td>
</tr>
<tr>
<td>2166</td>
<td>2120</td>
<td>00000039</td>
<td>009e613 addi</td>
<td>x12, x28, 0</td>
</tr>
<tr>
<td>2176</td>
<td>2130</td>
<td>00000039</td>
<td>009e613 addi</td>
<td>x12, x28, 0</td>
</tr>
<tr>
<td>2186</td>
<td>2140</td>
<td>00000039</td>
<td>009e613 addi</td>
<td>x12, x28, 0</td>
</tr>
<tr>
<td>2196</td>
<td>2150</td>
<td>00000039</td>
<td>009e613 addi</td>
<td>x12, x28, 0</td>
</tr>
<tr>
<td>2206</td>
<td>2160</td>
<td>00000039</td>
<td>009e613 addi</td>
<td>x12, x28, 0</td>
</tr>
<tr>
<td>2216</td>
<td>2170</td>
<td>00000039</td>
<td>009e613 addi</td>
<td>x12, x28, 0</td>
</tr>
<tr>
<td>2226</td>
<td>2180</td>
<td>00000039</td>
<td>009e613 addi</td>
<td>x12, x28, 0</td>
</tr>
<tr>
<td>2236</td>
<td>2190</td>
<td>00000039</td>
<td>009e613 addi</td>
<td>x12, x28, 0</td>
</tr>
<tr>
<td>2246</td>
<td>2200</td>
<td>00000039</td>
<td>009e613 addi</td>
<td>x12, x28, 0</td>
</tr>
<tr>
<td>2256</td>
<td>2210</td>
<td>00000039</td>
<td>009e613 addi</td>
<td>x12, x28, 0</td>
</tr>
<tr>
<td>2266</td>
<td>2220</td>
<td>00000039</td>
<td>009e613 addi</td>
<td>x12, x28, 0</td>
</tr>
<tr>
<td>2276</td>
<td>2230</td>
<td>00000039</td>
<td>009e613 addi</td>
<td>x12, x28, 0</td>
</tr>
<tr>
<td>2286</td>
<td>2240</td>
<td>00000039</td>
<td>009e613 addi</td>
<td>x12, x28, 0</td>
</tr>
<tr>
<td>2296</td>
<td>2250</td>
<td>00000039</td>
<td>009e613 addi</td>
<td>x12, x28, 0</td>
</tr>
<tr>
<td>2306</td>
<td>2260</td>
<td>00000039</td>
<td>009e613 addi</td>
<td>x12, x28, 0</td>
</tr>
<tr>
<td>2316</td>
<td>2270</td>
<td>00000039</td>
<td>009e613 addi</td>
<td>x12, x28, 0</td>
</tr>
<tr>
<td>2326</td>
<td>2280</td>
<td>00000039</td>
<td>009e613 addi</td>
<td>x12, x28, 0</td>
</tr>
<tr>
<td>2336</td>
<td>2290</td>
<td>00000039</td>
<td>009e613 addi</td>
<td>x12, x28, 0</td>
</tr>
<tr>
<td>2346</td>
<td>2300</td>
<td>00000039</td>
<td>009e613 addi</td>
<td>x12, x28, 0</td>
</tr>
<tr>
<td>2356</td>
<td>2310</td>
<td>00000039</td>
<td>009e613 addi</td>
<td>x12, x28, 0</td>
</tr>
<tr>
<td>2366</td>
<td>2320</td>
<td>00000039</td>
<td>009e613 addi</td>
<td>x12, x28, 0</td>
</tr>
<tr>
<td>2376</td>
<td>2330</td>
<td>00000039</td>
<td>009e613 addi</td>
<td>x12, x28, 0</td>
</tr>
<tr>
<td>2386</td>
<td>2340</td>
<td>00000039</td>
<td>009e613 addi</td>
<td>x12, x28, 0</td>
</tr>
<tr>
<td>18936ns</td>
<td>1799</td>
<td>00000037</td>
<td>0087a023 sw</td>
<td>x14, x15, x14</td>
</tr>
<tr>
<td>18946ns</td>
<td>1800</td>
<td>00000037</td>
<td>0087a023 sw</td>
<td>x14, x15, x14</td>
</tr>
</tbody>
</table>
4 Simulation Results Analysis

All the simulation results are collected in the Table 5.3 in order to evaluate and compare the improvements introduced by the Logic-in-Memory. Generally the estimations done in the previous sections were quite accurate. Even if the estimated execution time was a bit different from the actual execution time, the given
formulas revealed to be a good method to perform an approximation and then to evaluate if it is convenient or not use the new LiM instructions on a given algorithm.

Going into the details of the simulation results, the RI5CY processor with the LiM instructions showed an improvement of more than 70% in the case of the custom programs. The improvement is quite high because the programs were tailored to take advantage of the new LiM instructions. However, this is still a significant result since it demonstrate which is the upper bound of the improvement allowed by the Logic-in-Memory. The simulation results of the standard programs instead were as expected different. The `bitmap_search.c` algorithm came out to be not really suitable for Logic-in-Memory operations. The main reason is the usage of the LOAD LiM instruction. In fact, the RI5CY processor cannot use the forwarding technique in case of a data coming from the memory. For this reason when the instruction gives a result needed by the immediate next instruction, the microprocessor stalls for one clock cycle. As a consequence, since this algorithm mostly relied on the LOAD LiM instruction to reduce the execution time, the result was not so good as expected. Anyway, a compiler can avoid as much as possible the dependencies and so fully exploit the Logic-in-Memory instructions. A significant result is instead found for `aes128_addroundkey.c` and `transport_min_cost.c`, that showed around 15% of reduction in any LiM versions.

Anyway, for all the tested algorithms, as expected the RI5CY that supports the Logic-in-Memory keeping the original interface, always performs worse than the one with the new interface and in some cases it is even not convenient to use. For example, the `bitmap_search.c` program in the case of the sameIF_ISA (*) required an additional assumption that is not always true in every application of the algorithm. However, in most of the cases the improvement in terms of percentage is almost equivalent, so it could be more desirable to have a microprocessor that does not have a special interface.

Another last important consideration to make, is that the simulations have been done with a small amount of memory data, because of simulation time and manual compilation restrictions. Real world programs have to work with huge amount of data, so it possible to affirm that the new Logic-in-Memory ISA extensions would perform even better in that context.

5 Synthesis

The main goal of this thesis was to demonstrate the potentiality of the Logic-in-Memory in a system like the RISC-V microprocessor. The focus has always been to work on the architectural and behavioural point of view to reduce the execution time of the software running on the microprocessor.

<table>
<thead>
<tr>
<th></th>
<th>NO LiM</th>
<th>NEW IF LiM</th>
<th>SAME IF LiM</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Custom programs</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>bitwise.c</td>
<td>129 cc</td>
<td>24 cc (-82%)</td>
<td>33 cc (-74%)</td>
</tr>
<tr>
<td>max_min.c</td>
<td>177 cc</td>
<td>71 cc (-59%)</td>
<td>74 cc (-58%)</td>
</tr>
<tr>
<td><strong>Standard programs</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>bitmap_search.c</td>
<td>119 cc</td>
<td>113 cc (-5%)</td>
<td>*116 cc (-2%)</td>
</tr>
<tr>
<td>aes128_addroundkey.c</td>
<td>208 cc</td>
<td>176 cc (-15%)</td>
<td>179 cc (-14%)</td>
</tr>
<tr>
<td>transport_min_cost.c</td>
<td>1609 cc</td>
<td>1345 (-16%)</td>
<td>1391 cc (-14%)</td>
</tr>
</tbody>
</table>

Table 5.3: Simulation results comparison
However, the synthesis step has been performed just to have an idea on how the Logic-in-Memory can impact the characteristics of the entire system RISC-V and Memory. The gate library used for the synthesis is the 15nm Opengate Library.

<table>
<thead>
<tr>
<th></th>
<th>NO LiM</th>
<th>NEW IF LiM</th>
<th>SAME IF LiM</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>RI5CY</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Area</strong></td>
<td>11188.518 µm²</td>
<td>11259.691 µm²</td>
<td>11193.385 µm²</td>
</tr>
<tr>
<td><strong>Minimum period</strong></td>
<td>37.08 ns</td>
<td>38.01 ns</td>
<td>37.06 ns</td>
</tr>
<tr>
<td><strong>Total power</strong></td>
<td>112.5419 mW</td>
<td>114.0089 mW</td>
<td>112.5414 mW</td>
</tr>
<tr>
<td><strong>RAM</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Area</strong></td>
<td>19479.13 µm²</td>
<td>40627.27 µm²</td>
<td>40679.47 µm²</td>
</tr>
<tr>
<td><strong>Minimum period</strong></td>
<td>10.87 ns</td>
<td>9 ns</td>
<td>18.14 ns</td>
</tr>
<tr>
<td><strong>Total power</strong></td>
<td>299.7810 mW</td>
<td>3.1012e+03 mW</td>
<td>1.4009e+03 mW</td>
</tr>
</tbody>
</table>

Table 5.4: Synthesis results comparison

Synthesis results of the two versions of the RI5CY that support the Logic-in-Memory ISA extension do not show any significant change (see Table 5.4). At basically the same cost in terms of timing, power and area, the RI5CY microprocessor can now support any kind of Logic-in-Memory operations. In fact, the new supported instructions are not LiM-specific, so a more complex Logic-in-Memory could be interfaced or even a Logic-in-Memory with a completely different structure but that keeps the same interface with the microprocessor.

The area and power are slightly bigger in the case of the new interface RI5CY. The reason is obviously related to the new interface ports, driven by the microprocessor. The result related to the minimum clock period does not have an explanation related to the new signals. As a matter of fact, the critical path does not change between the three designs. Therefore, it is possible to consider that the small difference is caused by the noise of the synthesis tool, because the algorithms that perform the synthesis can produce slightly different results with two slightly different initial conditions.

Regarding the memory synthesis results, it is necessary to state that the tool synthesised the memory as a set of flip-flops, so ignoring all the possible optimisations that can be applied on memory arrays. The synthesis memory compiler was not available, so the obtained data should not be considered valid in an absolute form, but can be used to perform a relative comparison between the initial version of the memory and the two LiM versions.

During the simulation a memory of $2^{22}$ Bytes has been used, but the synthesis tool could not process such a large array, so data in the Table 5.4 are related to a memory of $2^{10}$ Bytes. Power consumption results are not considered reliable, because the introduction of the new ISA extensions should result in a different switching activity in the memory due to the less frequent memory operations, so resulting in a different total power. The synthesis tool did not have this information so the result is not considered valid to build a discussion.

The timing measurements, are not reliable as well because they do not corresponds to the real memories implementation and real memories size.

Area measurements can instead be considered more meaningful. In fact, even keeping in mind that the absolute area values do not correspond to the real implementation, it is possible to observe that the Logic-in-Memory has an area twice as big as a normal memory. This is the known cost to pay in order to have better performance in terms of execution time of programs.
Chapter 6

Conclusions and Future Work

The Logic-in-Memory integration in the RI5CY computing system allowed to achieve an improvement in the execution time in almost all the tested programs. However, in order to have much more flexibility, the Logic-in-Memory should support additional operations to balance the workload between memory and processor. In this way, a wider range of programs would benefit from the new memory.

The limit of the shifting of data-processing from processor to memory should be established by timing, area and power constraints, according to the actual physical implementation and the core involved. In fact, in case of the RI5CY core synthesis, the synthesised 1KB memory (typical cache size) does not limit the core in terms of timing, so if no additional constraints are required, it would be possible to apply many other LiM operations.

This Thesis aimed to introduce the Logic-in-memory concept in a microprocessor system and the validity of this approach has been demonstrated. Hence, future works can keep exploring this new path and new Logic-in-Memory models, introducing new operations and algorithms. Moreover, an important focus can be the actual physical implementation of the memory cell, that can exploit the available technologies to minimise the cell area. Therefore, the Logic-in-Memory feature seems to be a promising option to overcome the microprocessor-memory communication bottleneck in Von-Neumann architectures.

This thesis opens many paths on possible future works. A path to explore is for sure the RISC-V compiler expansion that will include the new LiM extensions, supported now only by the hardware. Having the new ISA extension available with the compiler, not only would allow to consider a very wide set of benchmarks but it would also allow to perform all the optimisation at the machine language level that are not manually possible.
Appendices
Appendix A

System Verilog basics

1 Introduction

SystemVerilog is a hardware description and hardware verification language used to model, design, simulate, test and implement electronic systems. SystemVerilog is built on top of the Verilog standard but improves the productivity, readability, and reusability of Verilog based code. The language enhancements in SystemVerilog provide more concise hardware descriptions. The enhancements also provide extensive support for directed and constrained-random testbench development, coverage driven verification, and assertion based verification.

2 Data objects and data types

2.1 Data types

SystemVerilog offers many improved data structures compared with Verilog. Some of these were created for designers but are also useful for testbenches. Data types in SystemVerilog are used to describe how many states can be associate to a single bit of logic.

2.1.1 Most common data-types

- **Logic.** It is a four-state data type, then each but can be 0,1,X or Z. Size is user-defined.
- **Bit.** It is a two-state data type, so each bit can assume value 0 or 1. Size is user-defined.
- **Byte.** It is a two-state data type with a size of 8 bits. By default is a signed number.
- **Byte unsigned.** The unsigned version of the bit data type.
- **Shortint.** It is a two-state data type with a size of 16 bits. By default is a signed number.
- **Shortint unsigned.** The unsigned version of the shortint data type.
- **Int.** It is a two-state data type with a size of 32 bits. By default is a signed number.
- **Int unsigned.** The unsigned version of the int data type.
• **Integer.** It is a four-state data type with a size of 32 bits. By default is a signed number.

• **Integer unsigned.** The unsigned version of the integer data type.

• **Longint.** It is a two-state data type with a size of 64 bits. By default is a signed number.

• **Longint unsigned.** The unsigned version of the longint data type.

• **Shortreal.** It represents a signed floating point number, with a size of 32 bits.

• **Real.** It represents a signed floating point number, with a size of 64 bits.

• **Time.** It is typically a 64-bit unsigned data type, used for the simulation.

• **String.** It is an ordered collection of characters. Its length is user-defined and each character is of type byte.

• **Enum.** It defines a set of named constants. A data-type can be associated to it, but in absense of a data-type declaration, the default data type should be int. The way to declare it is:

```verilog
enum data_type {enum_list_declaration} enum_name_declaration;
```

Example:

```verilog
enum { red, green, blue, yellow, white, black } Colors; // each color is an int data-type, ordered numbers
enum {a=3, b=7, c} alphabet; // c is automatically assigned the increment-value of 8
enum bit [3:0] (bronze=’h3, silver, gold=’h5) medal4; // each constant is bit [3:0] data-type
```

• **Struct.** It is a way to group several data types. The entire group can be referenced as a whole, or the individual data type can be referenced by name. Struct can be defined as packet or unpacked.

  – A *packet* struct is treated as a single vector, and each data type in the structure is represented as a bit field. The entire structure is then packed together in memory without gaps. Only packed data types and integer data types are allowed in a packed struct. Because it is defined as a vector, the entire structure can also be used as a whole with arithmetic and logical operators. Packet structures can be followed by the signed or unsigned keywords, according to the desired arithmetic behavior.

  – An *unpacked* SystemVerilog struct, on the other hand, does not define a packing of the data types. It is tool-dependent how the structure is packed in memory. It is the default one, when not specified. Unpacked struct probably will not be synthesize by a synthesis tool, so to not use in RTL code.

In general struct data-type should be declared as:

```verilog
struct {data_type_list} struct_object_identifier;
struct packet {data_type_list} struct_object_identifier;
```

Example:

```verilog
// Declaration
struct { bit [7:0] opcode; bit [23:0] address;} IR; // anonymous structure, IR name of variable
// Usage od struct
IR.opcode = 1; // set field opcode in IR.
IR.address = 1; // set field address in IR.
```

```verilog
// Declaration
struct packed signed { int a; shortint b; byte c; bit [7:0] d;} pack1; // signed, 2-state
struct packed unsigned { time a; integer b; logic [31:0] c;} pack2; // unsigned, 4-state
```
• **Void.** It represents non-existent data. This type can be specified as the return type of functions, with no return value.

• **User-defined.** Using the existent data-types is possible to create a user-defined data-type with some specific characteristics. *Typedef* allows to create a new data-type (not a variable), to be used later in a variable declaration. The way to define it is:

```verilog
typedef data_type type_name;
```

Example:

```verilog
// Declare an alias for this long definition
typedef unsigned shortint u_shorti; // name new shortint-based data-type, no variable
typedef bit [7:0] ubyte; // name new bit-based data-type, no variable
typedef enum {NO, YES} boolean; // name enum type, no variable
typedef struct
{
    bit [7:0] opcode;
    bit [23:0] addr;
} instruction; // name structure type, no variable

// Creation of variables with the new data-types
u_shorti my_data;
ubyte my_byte;
boolean myvar;
instruction IR;
```

### 2.1.1.1 Arrays

All data types can be declared as arrays in SystemVerilog. Data-types like *logic*, *bit*, can have the vector-size associated to them. The dimension declared before the object name is referred to as the “vector width” dimension or "packet" dimension. The dimension declared after the object name is referred as the “array” dimension or "unpacket" dimension. To declare an array:

```verilog
data_type [vector_dimension] name_variable [array_dimension]
```

Example:

```verilog
bit [7:0] c1; // packed array, one byte
bit [7:0] c1 [0:9]; // unpacked array of bytes
real u [7:0]; // unpacked array
```

### 2.2 Data objects

#### 2.2.1 Net data objects

Nets represent structural connections between parts of design, such as gate primitives or module instances. Nets have values that depend on the drivers to which they are connected to. They can be used as scalar and vector wires to connect together the ports of design blocks. They can be treated as physical wires so no values get stored in them. They need to be driven by either continuous assign statement or from a port of a module. Assignments to nets can have a single driver or multiple ones and in the second case, the net will have a resulting value according to defined resolution function.

• **Wire.** It is probably the most common net data type. It is usually driven by one driver. In case many drivers are assigned to the wire net, the resolution function will give as result X with drivers with different value, and the value of the drivers if they show all the same value. By default, is associate to a 4-state data type with initial state equal to Z.

• **Wand.** It is used to be driven by multiple driver. In particular, the resolution function solves the conflict by giving as result of the net the value given by an AND gate that has as input the drivers of the net.
• **Wor.** It is used to be driven by multiple driver. In particular, the resolution function solves the conflict by giving as result of the net the value given by an OR gate that has as input the drivers of the net.

### 2.2.1.1 Variable data objects

Variables generally represent a piece of storage. Variables are used to store combinational and sequential values. They retain their value till next value is assigned to them only using procedural assignments (this means inside an always block, an initial block, a task, a function). They can be synthesized as a flip-flop, latch or combinatorial circuit or they might not be synthesizable. They can be single or multi-bit.

• **Reg/Var.** It is associate by default to a 4-state data type with initial value equal to X.

### 3 Literal Values

This section explains how the numbers are interpreted and represented by SystemVerilog according to different categories of data-types.

• **Integer and Logical literals.** Numbers for this category can be represented using this format (<> is optional):

  \[
  \text{<size> ' <signed> <radix> value}
  \]

  - **size** indicates the number of binary bits the number involved. Default is the length of the data-type.
  - **’** is just a separator.
  - **signed** indicates if the value is signed, using s or S.
  - **radix** indicates the radix of the number: b or B (binary), o or O (octal), h or H (hexadecimal), d or D (decimal). Default is decimal.

  **Example:**

  1. `logic [11:0] var1 = 12’b1011; // var1 = 0000.0000.1011`
  2. `logic [11:0] var2 = 12’hB; // var2 = 0000.0000.1011`
  3. `logic [11:0] var3 = 4’bhB; // var3 = 1111.1111.1011, sign extension with MSB at position 3 (length-1)`
  4. `logic [11:0] var4 = 4’shB; // var4 = 0000.0000.1011, sign extension with MSB at position 11 (length-1)`
  5. `logic [11:0] var5 = 11; // var5 = 0000.0000.1011`
  6. `logic [11:0] var6 = ’X; // var6 = XXXX.XXXX.XXXX`
  7. `logic [11:0] var7 = ’1; // var7 = 1111_1111_1111`

• **Real literals.** The default type is real for fixed-point format and exponent format. Example:

  1. `real var1 = 1.46;`
  2. `real var2 = 1.46e0;`

• **Time literals.** Time is written in integer or fixed point format, followed without a space by a time unit (fs ps ns us ms s).

  **Example:**

  `time delay = 5ns;`

• **String literals.** The string literal is enclosed in quotes. The length of a string literal is not limited. A string literal can be assigned to an unpacked array of bytes.

  **Example:**

  `byte var1 [0:20] = "it_is_a_string_literal\n";`
• **Array literals.** Array literals are syntactically similar to C initializers, but with the replicate operator ( \{\} ) allowed. Example:

```Verilog
int n [1:2][1:3] = '{(0,1,2),'(3,4,4)};  // n = '{(0,1,2),'(4,4,4)}
```

```Verilog
int n [1:2][1:6] = '{2'(3{4,5}));  // n = '{(4,5,4,5,4,5)}
```

### 4 Operators

The SystemVerilog operators are a combination of Verilog and C operators. SystemVerilog, exactly as Verilog and C requires that the operands have the same data-type and the same size. The Table A.1 shows the most common operators.

<table>
<thead>
<tr>
<th>Operator Type</th>
<th>Operator Symbol</th>
<th>Operation Performed</th>
</tr>
</thead>
<tbody>
<tr>
<td>Arithmetic</td>
<td>*</td>
<td>Multiply</td>
</tr>
<tr>
<td></td>
<td>/</td>
<td>Division</td>
</tr>
<tr>
<td></td>
<td>+</td>
<td>Addition</td>
</tr>
<tr>
<td></td>
<td>-</td>
<td>Subtraction</td>
</tr>
<tr>
<td></td>
<td>%</td>
<td>Modulus</td>
</tr>
<tr>
<td></td>
<td>++</td>
<td>Increment</td>
</tr>
<tr>
<td></td>
<td>--</td>
<td>Decrement</td>
</tr>
<tr>
<td>Logical</td>
<td>!</td>
<td>Logical negation</td>
</tr>
<tr>
<td></td>
<td>&amp;&amp;</td>
<td>Logical and</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Relational</td>
<td>&gt;</td>
<td>Greater than</td>
</tr>
<tr>
<td></td>
<td>&lt;</td>
<td>Less than</td>
</tr>
<tr>
<td></td>
<td>&gt;=</td>
<td>Greater than or equal</td>
</tr>
<tr>
<td></td>
<td>&lt;=</td>
<td>Less than or equal</td>
</tr>
<tr>
<td>Equality</td>
<td>==</td>
<td>Equality</td>
</tr>
<tr>
<td></td>
<td>!=</td>
<td>Inequality</td>
</tr>
<tr>
<td>Reduction</td>
<td>~</td>
<td>Bitwise negation</td>
</tr>
<tr>
<td></td>
<td>&amp;</td>
<td>Bitwise and</td>
</tr>
<tr>
<td></td>
<td>~&amp;</td>
<td>Bitwise nand</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>~</td>
</tr>
<tr>
<td></td>
<td>∧</td>
<td>Bitwise xor</td>
</tr>
<tr>
<td></td>
<td>∼∧</td>
<td>Bitwise xnor</td>
</tr>
<tr>
<td></td>
<td>∼∧</td>
<td>Bitwise xnor</td>
</tr>
<tr>
<td>Shift</td>
<td>»</td>
<td>Right shift</td>
</tr>
<tr>
<td></td>
<td>&lt;</td>
<td>Left shift</td>
</tr>
<tr>
<td>Concatenation</td>
<td>{}</td>
<td>Concatenation = packed vector of bits</td>
</tr>
<tr>
<td>Conditional</td>
<td>?</td>
<td>Conditional</td>
</tr>
</tbody>
</table>

Table A.1: SystemVerilog operators

### 5 Signals and Constants

Signals are all the objects in the design that are not placed at the interface of a design module. A full declaration for them should have:

```Verilog
object_type data_type name;
```

Anyway, it is equally possible for signals to use the implicit declaration:
The default data_object is var/reg;

The default data_type is logic;

Here below an example:

```verilog
wire my_wire; // implicitly means 'wire logic my_wire'
wire logic my_wire; // explicit declaration
wire [7:0] my_wire_bus; // implicitly means 'wire logic[7:0] my_wire_bus'
wire logic [7:0] my_wire_logic_bus; // explicit
struct.data_type my_struct; // implicitly means 'var struct.data_type my_struct'
wire struct.data_type my_struct; // explicit
var[15:0] my_reg_bus; // implicitly means 'var logic[15:0] my_reg_bus'
logic my_var; // implicit means 'var logic my var'
```

Constants instead, are parameters that are used only within a design module and do not need to be declared in the interface. Declaration:

```verilog
localparam data_type name;
```

The default data-type is integer signed.

## 6 Continuous assignments

The continuous assignment is the basic mechanism for placing values into nets and variables, in order to describe the functionality of the hardware. This assignment should occur whenever the value of the right-hand side changes.

There are two forms of continuous assignments:

- **Net declaration assignments.** It allows a continuous assignment to be placed on a net in the same statement that declares the net. Since the declaration of net is done one time, it is possible to use this assignment only once.

  Example:

  ```verilog
  /* Declaration and assignment */
  wire logic mynet = enable;
  ```

- **Continuous assign statements.** It can be used with net and variables object types. Assignments on nets or variables are continuous and automatic. In other words, whenever an operand in the right-hand expression changes value, the whole right-hand side is evaluated.

  Nets can be driven by multiple continuous assignments or by a mixture of primitive outputs, module outputs, and continuous assignments. Variables can only be driven by one continuous assignment or by one primitive output or module output.

  ```verilog
  /* Declaration */
  wire logic mynet;
  /* Continuous assignments */
  assign mynet = enable;
  ```

```verilog
module adder (sum_out, carry_out, carry_in, ina, inb);
  /* Ports declaration */
  output [3:0] sum_out;
  output carry_out;
  input [3:0] ina, inb;
  input carry_in;
  /* Signal declaration */
  wire carry_out, carry_in; // net type is assigned to ports
  wire [3:0] sum_out, ina, inb; // net type is assigned to ports
  /* Continuous assignment */
  assign {carry.out, sum.out} = ina + inb + carry.in;
endmodule
```
7 Procedural assignments

Procedural assignments occur within procedures and can be thought of as “triggered” assignments. The trigger occurs during the simulation time and depends on the procedural block. The right-hand side of a procedural assignment can be any expression that evaluates a value, but the lefthand side should be a variable that receives the assignment from the right-hand side.

The most common procedural blocks are:

7.1 Procedural blocks

7.1.1 Initial block

This block, as the name suggests, is executed only once when simulation starts, then it can be useful for initialization in testbenches.

```
initial begin
...
end
```

7.1.2 Final block

This block, on the contrary is executed only once at the end of the simulation.

```
final begin
...
end
```

Example:

```
module blocking_assignment;
    //variables declaration
    int a, b;

    initial begin
        $display("________________________________________________________");
        //initializing a and b
        a = 10;
        b = 15;
        //displaying initial value of a and b
        $display("\tBefore Assignment :: Value of a is %0d",a);
        $display("\tBefore Assignment :: Value of b is %0d",b);
        a = b;
        b = 20;
        //displaying after assignment
        $display("\tAfter Assignment :: Value of a is %0d",a);
        $display("\tAfter Assignment :: Value of b is %0d",b);
        $display("________________________________________________________");
    end

    final begin //final block will get executed at end of simulation
        $display("________________________________________________________");
        $display("End of Simulation :: Initial value of a is %0d",a);
        $display("End of Simulation :: Initial value of b is %0d",b);
        $display("________________________________________________________");
    end
endmodule
```

7.1.3 Always blocks

Blocks of this type execute a loop forever. An important note about always block is that they can not drive wire data type. There are few types of always blocks:

- **Always.** An always block should have a sensitive list or a delay associated with it. The sensitive list is the one which tells the always block when to execute the block of code. The @ symbol after reserved word 'always', indicates that the block will be triggered "at" the condition in parenthesis after symbol @.
Example:
```
always @ (<sensitivity_list>)
begin
    ...
end
```

- **Always_comb.** SystemVerilog provides a special always procedure for modeling combinational logic behavior. always_comb automatically executes once at time zero, whereas always @ waits until a change occurs on a signal in the inferred sensitivity list. always_comb is sensitive to all changes within the contents described function.

```
always_comb
begin
    ...
end
```

- **Always_latch.** SystemVerilog also provides a special always_latch procedure for modeling latched logic behaviour. The always_latch procedure determines its sensitivity and executes identically to the always_comb procedure. Software tools can perform additional checks to warn if the behaviour is equal to a latch.

```
always_latch
begin
    ...
end
```

Example:
```
always_latch
begin
    if(ck)
        q <= d;
end
```

- **Always_ff.** The SystemVerilog always_ff procedure can be used to model synthesisable sequential logic behaviour. This block imposes that it should contain one and only one event control and no blocking timing controls. Software tools will perform additional checks to warn if the behaviour within an always_ff procedure does not represent sequential logic behaviour.

```
always_ff @ (<sensitivity_list>)
begin
    ...
end
```

Example:
```
always_ff @(posedge clock iff reset == 0 or posedge reset)
begin
    r1 <= reset ? 0 : r2 + 1;
end
```

### 7.1.4 Task
SystemVerilog allows a compact code by avoiding repetition, using tasks.
```
task <identifier> (<input_and_output>)
    ...
endtask
```

Example:
APPENDIX A. SYSTEM VERILOG BASICS

module sv_task;
    int x;
//task to add two integer numbers.
task sum(input int a, b, output int c);
c = a + b;
endtask
initial begin
    sum(10, 5, x);
    $display("Value of x = %d", x);
end
endmodule

7.1.5 Function
Functions work exactly as tasks, but they can return only one value.

function <data_type> <identifier> (<input_and_output>)
...
endtask

Example:
module sv_function;
    int x;
//function to add two integer numbers.
function int sum(input int a, b);
    sum = a + b;
endfunction
initial begin
    x = sum(10, 5);
    $display("Value of x = %d", x);
end
endmodule

7.1.6 Generate
The generate construct allows to create multiple instances of an object, such as a module or an assign statements or to create or not objects according to a certain condition. The generate statement is not a run-time construct, as a matter of fact it is used to create hardware that cannot be removed at the simulation time. For this reason, the data-type genvar is an integer that exists only during elaboration time and is deleted before simulation time.

genvar i_var
generate
for_loop_based_on_i_var
dengenerate

generate
if_else_construct_for_parameter_evaluation
dengenerate

Example:
module mux_16[
    input logic [0:15] [127:0] mux_in,
    input logic [3:0] select,
    output logic [127:0] mux_out
];
logic [0:15] [127:0] temp;
// The for-loop creates 16 assign statements
genvar i;
generate
for (i = 0; i < 16; i++) begin
    assign temp[i] = (select == i) ? mux_in[i] : 0;
end
dengenerate
endmodule: mux_16
7.2 Procedural statements

Within the above-listed procedural blocks, it is possible to use many kind of statements.

7.2.1 Assignments

- **Blocking assignment.** It corresponds to ‘=’. It is executed in series order within a procedural block, so it blocks the execution of the next statement until the completion of the current assignment execution.

- **Non-blocking assignment.** It corresponds to ‘<='’. It is executed in parallel, at the same time in the simulation time.

7.2.2 If-else

If-else statements check a condition to decide whether or not to execute a portion of code. If a condition is satisfied, the code is executed. Else, it runs this other portion of code.

```
if (<condition>) begin
  ...
end
else begin
  ...
end
```

7.2.3 Case.

Case statements are used where there is one variable which needs to be checked for multiple values (e.g. an address decoder, where the input is an address and it needs to be checked for all the possible values.

```
case (<condition>) begin
  <value_1> : ...;
  ...
  <value_n> : ...;
  default : ...;
  ...
endcase
```

7.2.4 While

This loop-statement executes the code within it repeatedly if the condition assigned to check returns true.

```
while (<condition>) begin
  ...
end
```

Example:

```
module counter (clk, rst, enable, count);
  input clk, rst, enable;
  output [3:0] count;
  var [3:0] count;

  always @(posedge clk or posedge rst)
    if (rst) begin
      count <= 0;
    end else begin
      if (enable) begin
        count <= count + 1;
      end
    end
endmodule
```
7.2.5 For loop

SystemVerilog for loop allows to declare a loop variable within the for loop, to use one or more initial declaration or assignment within the for loop one or more step assignment or modifier within the for loop.

```
for(initialization; condition; modifier) begin
  <statement_1>
  ...
  <statement_n>
end
```

8 Design elements

Design elements are the primary building blocks used to build a design and its verification environment. These building blocks contains the declarations, parallel and procedural code.

8.1 Module

The basic building block in SystemVerilog is the module. Modules are primarily used to represent design blocks, but can also serve as containers for verification code and interconnections between verification blocks and design blocks. A module can represent a simple digital components, such as a gates, or a complex digital system. Modules can instantiate other design elements, thereby creating a design hierarchy. Modules are defined using two keywords `module` and `endmodule`, identified with a unique name/identifier.

```
module();
...
endmodule
```

Usually a module contains many parts that allow to describe the hardware structure and functionality. These parts are described in the following paragraphs.

8.1.0.1 Module header

The module header is the part that describes the interface of the module. It is placed right after the keyword `module` and the identifier (module name). The module header contains:

- **Parameter list**: the constant parameters associated to the module.

  ```
  parameter data.type identifier;
  ```

- **Ports list**: each port should usually has direction (input, output or inout), data object, data type and identifier.

  ```
  direction object.type data.type identifier;
  ```

Anyway, it is possible to not use the full declaration but instead using the implicit ways to define the missing part:

- The default direction is `inout`;

- The default data object is `wire` for input and inout ports. While the default data object for output ports is `wire` if data type is also omitted and `var` if data type specified.

- The default data type is `logic`;

Example:
APPENDIX A. SYSTEM VERILOG BASICS

Modules header can be declared according to two different styles:

- **Non-ANSI style**

  1. module module_name (port_identifier_list); //module header
  2. parameter_declaration_list
  3. Continuous_assignments_or_procedural_blocks
  4. endmodule: module_name

- **ANSI style**

  1. module module_name #(parameter_declaration_list)
  2. (port_declarations_list); //module header
  3. Continuous_assignments_or_procedural_blocks
  4. endmodule: module_name

Examples:

```verilog
module test(a,b,c,d,e,f,g,h);
/* NON-ANSI */
input logic [7:0] a; // no explicit net declaration - net is unsigned
input wire logic [7:0] b;
input wire logic signed [7:0] c;
input logic signed [7:0] d; // no explicit net declaration - net is signed
output wire logic [7:0] e; // no explicit net declaration - net is unsigned
output wire logic signed [7:0] f;
output logic signed [7:0] g;
output logic signed [7:0] h; // no explicit net declaration - net is signed
Continuous_assignments_or_procedural_blocks
endmodule
```

```verilog
module test
/* ANSI */
input logic [7:0] a, // no explicit net declaration - net is unsigned
input wire logic [7:0] b,
input wire logic signed [7:0] c,
input logic signed [7:0] d, // no explicit net declaration - net is signed
output logic [7:0] e, // no explicit net declaration - net is unsigned
output wire logic [7:0] f,
output wire logic signed [7:0] g,
output logic signed [7:0] h // no explicit net declaration - net is signed
);
Continuous_assignments_or_procedural_blocks
endmodule
```

8.1.1 Module instance and hierarchy

There are two ways to instantiate a module: hierarchical or top level.

- **Top Level.** Top-level modules are implicitly instantiated. A design should contain at least one top-level module, whose instance name is the same as the module name. The name $root is used to unambiguously refer to a top-level instance. Since $root is the root of the instantiation tree, it allows to access through the tree.

Example:

```verilog
$root.A.B // item B within top instance A
$root.A.B.C // item C within instance B within instance A
```
• **Hierarchical.** Hierarchical instantiation allows more than one instance of the same module. The module name can be a module previously declared or one declared later. Parameter assignments can be named or ordered. Port connections can be named, ordered, or implicitly connected. They can be nets, variables, or other kinds of interfaces, events, or expressions.

```verbatim
module_instance_name module_identifier ( ports_and_parameters_connection );
```

Connections can be made to module instances in the following four ways:

1. **Positional connections by port order.** With this method the port expressions listed for the module instance should be in the same order as the ports listed in the module declaration. A connection is done using simple net or variable identifiers, an expression, or a blank (no connection).

   **Example:**

   ```verbatim
   module alu_accum1 ( /* Module header */
   output [15:0] dataout,
   input [7:0] ain, bin,
   input [2:0] opcode,
   input clk, rst_n, rst );
   /* Signals */
   wire [7:0] alu_out;
   /* Sub-modules instances */
   alu alu_i (.alu_out(alu_out), .zero(), .ain(ain), .bin(bin), .opcode(opcode));
   accum accum_i (.dataout(dataout[7:0]), .datain(alu_out), .clk(clk));
   xtend xtend_i (dataout[15:8], .din(alu_out[7]), .clk(clk), .rst(rst));
   endmodule
   ```

2. **Connecting module instance ports by name.** The second way to connect module ports consists of explicitly linking the two names for each side of the connection: the port declaration name from the module declaration to the expression, i.e., the name used in the module declaration, followed by the name used in the instantiating module. The order is irrelevant.

   **Example:**

   ```verbatim
   module alu_accum2 ( /* Module header */
   output [15:0] dataout,
   input [7:0] ain, bin,
   input [2:0] opcode,
   input clk, rst_n, rst );
   /* Signals */
   wire [7:0] alu_out;
   /* Sub-modules instances */
   alu alu_i (alu_out, .ain(ain), .bin(bin), .opcode(opcode));
   accum accum (.dataout(dataout[7:0]), .datain(alu_out), .clk(clk));
   xtend xtend (.dout(dataout[15:8]), .din(alu_out[7]), .clk(clk), .rst(rst));
   endmodule
   ```

3. **Connecting module instance using implicit named port connections.** SystemVerilog can implicitly instantiate ports using a .name syntax if the instance port name matches the connecting port name and their data types are equivalent. If a signal of the same name does not exist in the instantiating module, an error is issued.

   **Example:**

   ```verbatim
   module alu_accum3 ( /* Module header */
   output [15:0] dataout,
   input [7:0] ain, bin,
   input [2:0] opcode,
   input clk, rst_n, rst );
   /* Signals */
   wire [7:0] alu_out;
   /* Sub-modules instances */
   ```
Connecting module instances using wildcard named port connections. SystemVerilog allows to implicitly instantiate ports using a .* wildcard syntax for all ports where the instance port name matches the connecting port name and their data types are equivalent. This eliminates the requirement to list any port where the name and type of the connecting declaration match the name and equivalent type of the instance port. This implicit port connection style allows to specify the connection only for ports that do not match: a named port connection can be mixed with a .* connection to override a port connection to a different expression or to leave a port unconnected.

8.2 Interface

SystemVerilog uses the interface construct to describe the communication between blocks, as a matter of fact an interface is just a bundle of signals or nets. Interfaces can be used for the communication between a testbench and a design module or between design blocks. The interface allows:

1. to group together the number of signals as a single port: the single port handle is passed instead of multiple signal/ports.
2. to add and delete signals in an easy way.
3. to declare the interface once, and then just the handle is passed across the modules/components.

In other words, the interfaces aim is to encapsulate communication. The declaration of an interface can include ports, parameters, constants, functions, and tasks. An interface cannot instantiate a module, but on the contrary, a module can instantiate an interface. The most common declaration of an interface has the declaration of the signals (the connections between modules) and then the declaration of modules with the ports that specify the direction associated to the connections. If the modport construct is not specified, then all the nets and variables in the interface are accessible with direction inout. The syntax is:

```
interface <interface_identifier> #( parameters ) ( ports );
    signal_declaration
    modport module_1 ( signal_direction ); //optional
    modport module_2 ( signal_direction ); //optional
endinterface
```

The declaration of an interface inside a module is placed instead of the ports.

```
module module_identifier (interface_identifier.module_instance.int interface.instance.name)
```

Example:
### Appendix A. System Verilog Basics

```verilog
//************************************************
// Define the interface
//************************************************
interface simple_bus(input logic clk); // Define the interface
logic req, gnt;
logic [7:0] addr, data;
logic [1:0] mode;
logic start, rdy;

modport MEM(input address, inout data, input mode, input gnt, input start, output rdy, output req);
modport CPU(output address, inout data, output mode, output gnt, output start, input rdy, input req);
endinterface: simple_bus

//*************************************************
// Mem module with the interface
//*************************************************
module memMod(simple_bus.MEM a); // simple_bus interface port
logic avail;

// When memMod is instantiated in module top, a.req is the req
// signal in the sb_intf instance of the 'simple_bus' interface
always @(posedge clk) a.gnt <= a.req & avail;
endmodule

//*************************************************
// Cpu module with the interface
//*************************************************
module cpuMod(simple_bus.CPU b); // simple_bus interface port
...
endmodule

//*************************************************
// Top module with the interface
//*************************************************
module top;
logic clk = 0;
simple_bus.MEM sb_intf_mem(.clk(clk)); // Instantiate the mem interface
simple_bus.CPU sb_intf_cpu(.clk(clk)); // Instantiate the cpu interface
memMod mem(.a(sb_intf_mem)); // Connect interface to module instance
cpuMod cpu(.b(sb_intf_cpu)); // Connect interface to module instance
endmodule

8.3 Package

SystemVerilog packages provide an additional mechanism for sharing parameters, data, type, task, function, sequence, and property declarations amongst multiple SystemVerilog modules, interfaces and programs. Packages are explicitly named in the source text (at the same level as top-level modules). All the shared objects in the design can be declared within a package.

Package definition:
```verilog
package <package_name>;
...
endpackage : <package_name>
```

Package declaration:
```verilog
import <name_package> ::*;
```

8.4 Program

For the testbench, the emphasis is not in the hardware-level details such as wires, structural hierarchy, and interconnects, but in modeling the complete environment in which a design is verified. The environment must be properly initialised and synchronised, automating the generation of input stimuli, and reusing existing models and other infrastructure.

In SystemVerilog the program construct contains full environment for testbench.

The program construct can be considered like a module with special execution semantics. Once declared, a program block can be instantiated in the required hierarchical location (typically at the top level), and its ports can be connected in the same manner as any other module (ports connection or interface).

```verilog
program test (port.declaration.or.interface);
    initial begin
        ...
    end
```
Moreover, the main differences between a module and a program are:

1. Program block can not contain always block.

2. A module (design) can not call task/function inside a program block. But a program can call task/function inside module (design).

Example:

```systemverilog
//*************************************************
// Program declaration
//*************************************************
program simple(
  input wire clk,
  output logic reset, enable,
  input logic [3:0] count);

//Initial block
initial begin
  $monitor (@0dns_count_p_%0d$, $time, count);
  reset = 1;
  enable = 0;
  #20 reset = 0;
  # (posedge clk);
  enable = 1;
  repeat (5) @ (posedge clk);
  enable = 0;
  // Call task in module
  simple_program.do_it();
end

//Task inside program
task do_it();
  $display ("%m I am inside program");
endtask

endprogram

//*************************************************
// Module declaration for program instance
//*************************************************
module simple_program();
  logic clk = 0;
  always #1 clk++;
  logic [3:0] count;
  wire reset, enable;

  //Counter
  always @(posedge clk) begin
    if (reset) count <= 0;
    else if (enable) count ++;
  end

  //Program instance
  simple prg_simple(clk, reset, enable, count);

  //Task inside module
task do_it();
    $display("%m I am inside module");
  endtask
endmodule

//*************************************************
// Simulation output
//*************************************************
@0ns count = x
@1ns count = 0
@2ns count = 1
@3ns count = 2
@4ns count = 3
@5ns count = 4
I am inside module
@6ns count = 5
```

9 Assertion

One of the goals of SystemVerilog assertions is to provide a common semantic meaning for assertions so that they can be used to drive various design and verification tools. Verification with assertions refers to the use of an assertion language to specify expected
behavior in a design. Assertions are primarily used to validate the behavior of a design. In addition, assertions can be used to provide functional coverage and to flag that input stimulus, which is used for validation, does not conform to assumed requirements.

Assertion statements appear with these keywords:

- **Assert.** Used to specify the property as an obligation for the design that is to be checked to verify that the property holds. Failure of an assert statement indicates a violation of the requirement and thus a potential error in the design.

- **Assume.** Used to specify the property as an assumption for the environment. Simulators check that the property holds, while formal tools use the information to generate input stimulus.

- **Cover.** Used to monitor the property evaluation for coverage. The cover statement specifies that successful evaluation of its expression is a coverage goal. Tools should collect coverage information and report the results at the end of simulation. The results of coverage for an immediate cover statement should contain the number of times evaluated and the number of times succeeded.

- **Restrict.** Used to specify the property as a constraint on formal verification computations. Simulators do not check the property.

If in the simulation a violation of an assertion occurs, the information about assertion failure can be printed using a severity system tasks in the action block (if available with the assertion type). Severity system tasks are explained in the Paragraph 10.3.

### 9.1 Immediate assertions

Immediate assertions are tests executed after simulation events, and are executed like a statement in a procedural block. Immediate assertions are primarily intended to be used with simulation. There is no immediate restrict assertion statement.

The expression is non-temporal and is interpreted the same way as an *if* procedural expression. If the expression evaluates to X, Z or 0, then it is interpreted as being false and the assertion is said to fail. Otherwise, the expression is interpreted as being true and the assertion is said to pass.

There are two types of immediate assertions:

- **Simple immediate assertions.** With this assertion, pass and fail actions take place immediately upon assertion evaluation.

  - **Assert.**

    ```
    <label>: assert ( expression ) action.block
    ```

  - **Assume.**

    ```
    <label>: assume ( expression ) action.block
    ```

  - **Cover.**

    ```
    <label>: cover ( expression ) statement.or.null
    ```

**Example:**

```
/* Assert */
assert_f: assert(f) $info("passed");
else $error("failed");
/* Assume */
assume_inputs: assume (in.a | in.b) $info("assumption_holds");
else $error("assumption_does_not_hold");
/* Cover */
```
9.2 Concurrent assertions

Concurrent assertions are executed after simulation clock events, then evaluate sampled values of variables, ignoring any timing or event behavior between clock edges. The keyword property distinguishes a concurrent assertion from an immediate assertion.

9.2.1 Sequence layer

Concurrent assertions are often based on sequential behaviour. The sequence feature provides the capability to build and manipulate sequential behaviours. A sequence is a finite list of SystemVerilog boolean expressions in a linear order of increasing time. The sequence is said to match along a finite interval of consecutive clock ticks provided the first boolean
expression evaluates to true at the first clock tick, the second boolean expression evaluates
to true at the second clock tick, and so forth, up to and including the last boolean expres-
sion evaluating to true at the last clock tick. A single boolean expression is an example
of a simple linear sequence, and it matches at a single clock tick provided the boolean
expression evaluates to true at that clock tick.

The construct to declare a sequence is:

```
sequence <sequence_identifier>
  @ ( clock_event )
  list_of_boolean_expressions
endsequence
```

A sequence can also not specify a clock. In this case, a clock would be inherited from some
external source at a higher layer, such as a property or an assert statement:

```
sequence <sequence_identifier>
  list_of_boolean_expressions
endsequence
```

The sequences can use the following operators:

- `##`. This operator followed by a number or a range specifies the delay from the
current clock tick to the beginning of the sequence that follows. The delay `##1`
indicates that the beginning of the sequence that follows is one clock tick later than
the current clock tick. The delay `##0` indicates that the beginning of the sequence
that follows is at the same clock tick as the current clock tick.

Example:

```
//SEQUENCE 1: it means that gnt is expected to be asserted one clock cycle later req is asserted
sequence req_gnt_1clock_seq;
  req[0] ##1 gnt[0];
endsequence

//SEQUENCE 2: it means that gnt is expected to be asserted 0 to 3 clock cycles after req is asserted.
sequence req_gnt_3to5clock_seq;
endsequence

//SEQUENCE 3: it means that the second sequence should occur once cycle later the first one occurs
sequence master_seq;
  req_gnt_1clock_seq ##1 req_gnt_3to5clock_seq;
endsequence
```

- `$`. This operator is used when something needs to be checked till end of simulation.
  It means that something will happen eventually before end of simulation.

- `[*<n>]` **Consecutive repetition.** operator is used to describe the repetition of
  a sequence. This operator specifies finitely many iterative matches of the operand
  sequence, with a delay of one clock tick from the end of one match to the beginning
  of the next. The overall repetition sequence matches at the end of the last iterative
  match of the operand.

- `[-><n>]` **Goto repetition.** It is used to describe the repetition of a sequence. This
  operator specifies finitely many iterative matches of the operand boolean expression,
  with a delay of one or more clock ticks from one match of the operand to the next
  successive match and no match of the operand strictly in between. The overall
  repetition sequence matches at the last iterative match of the operand.

- `[=<n>]` **Nonconsecutive repetition.** It is used to describe the repetition of a
  sequence. This operator specifies finitely many iterative matches of the operand
  boolean expression, with a delay of one or more clock ticks from one match of the
  operand to the next successive match and no match of the operand strictly in between.
  The overall repetition sequence
• **throughout.** It is a match operator. To check if some condition is valid over period of sequence.

• **within.** It is a match operator. To check containment of one sequence in another sequence.

• **intersect.** It is a binary operator. When both sequence are expected to match, and both the sequence start and end at same time.

• **and.** It is a binary operator. When both sequence are expected to match, and both the sequence start at same time, but are not expected to finish at same time.

• **or.** It is a binary operator. When one of the both sequence are expected to match.

• **|-> overlapped implication operator.** If there is a match for the antecedent sequence expression, then the first element of the consequent sequence expression is evaluated on the same clock tick.

• **|=> non-overlapped implication operator.** If there is a match for the antecedent sequence expression, then the first element of the consequent sequence expression is evaluated on the next clock tick.

### 9.2.2 Property layer

Property layer is built on top of sequence layer. It uses zero or more sequences to check a design assumption. Zero sequences because, property layer can contain boolean layer directly. So, generally a property defines a behavior of the design. A named property may be used for verification as an assumption, an obligation, or a coverage specification. In order to use the behavior for verification, an assert, assume, or cover statement must be used. A property declaration by itself does not produce any result.

To declare a property:

```verilog
1 property <property_identifier>
2 list_of_sequences_and_boolean_expressions
3 endproperty
```

Example:

```verilog
1 // Sequence declaration */
2 sequence seq;
3 a ##2 b;
4 endsequence
5
6 // Property declaration */
7 property p;
8 @ (posedge clk) seq; //clock for sequence inherited by the property
9 endproperty
10 a_1 : assert property(p);
```

### 9.2.3 Assertions layer

• **Assert property.**

```verilog
<label>: assert property ( property_identifier ) action.block
```

• **Assume property.**

```verilog
<label>: assume property ( property_identifier ) action.block
```

• **Cover property.**

```verilog
<label>: cover property ( property_identifier ) statement.or.null
```

• **Cover sequence.**
### APPENDIX A. SYSTEM VERILOG BASICS

- **Restrict property.**

  ```verilog
  [label]: restrict property (property.identifier)
  ```

**Example:**

```verilog
// Assert :
property abc(a, b, c);
  disable iff (a==2) @posedge clk) not (b ##1 c);
endproperty

env_prop: assert property (abc(rst, in1, in2)) $display("env_prop passed.");

// Assume :
property abc(a, b, c);
  disable iff (c) @posedge clk) a |= b; // one cycle after a, b must be asserted
endproperty

env_prop: assume property (abc(req, gnt, rst)) else $error("Assumption failed.");
```

### 9.3 Binding assertion

When RTL is already written and it becomes responsibility of a verification engineer to add assertion, but an RTL designer does not want verification engineer to modify his RTL. For this reason, SystemVerilog provides a bind construct to keep verification code separated from the design code.

It is possible to write all the assertions in a separate file and using the bind statement, it is equally possible to bind the ports of his assertion file with the port/signals of the RTL in his testbench code. A bind feature can be used in modules or interfaces, so that the assertions can be instantiated in a target module or interface in a non-intrusive manner.

The syntax to bind all instances of a module is:

```verilog
bind RTL.module.identifier Assertion.module.identifier Assertion.module.instance
```

The syntax to bind only one instance of a module is:

```verilog
bind RTL.module.instance.path Assertion.module.identifier Assertion.module.instance
```

**Example:**

```verilog
//DUCT WITH assertions
module RTL_module(input wire clk, req, reset, output reg gnt);
  // RTL description
  always @ (posedge clk)
    gnt <= req;
endmodule

// Assertion Verification IP
module assertion_ip(input wire clk_ip, req_ip, reset_ip, gnt_ip);
  // Sequence Layer
  sequence req_gnt_seq;
    (~req_ip & ~gnt_ip) #1 (~req_ip & ~gnt_ip);
  endsequence

  // Property Specification Layer
  property req_gnt_prop;
    @ (posedge clk_ip)
      disable iff (reset_ip)
      req_ip |=> req_gnt_seq;
  endproperty

  // Assertion Directive Layer
  req_gnt_assert: assert property (req.gnt.prop)
    else $display("Assertion Failed", $time);
endmodule
```
APPENDIX A. SYSTEM VERILOG BASICS

// Binding File version 1
module binding_module();

// Bind by Module name : This will bind all instance of DUT
bind RTL_module assertion_ip U_assert_ip (.
  .clk_ip (clk),
  .req_ip (req),
  .reset_ip (reset),
  .gnt_ip (gnt)
);
endmodule

// Binding File version 2
module binding_module();

// Bind by instance name : This will bind only instance names in list
bind $root.bind_assertion_tb.dut assertion_ip U_assert_ip (.
  .clk_ip (clk),
  .req_ip (req),
  .reset_ip (reset),
  .gnt_ip (gnt)
);
endmodule

// Testbench Code
#include "assertion_ip.sv"
#include "bind_assertion.sv"
#include "binding_module.sv"

module bind_assertion_tb();
reg clk = 0;
reg reset, req = 0;
wire gnt;

always #3 clk ++;
initial begin
  reset <= 1;
  #20 reset <= 0;
  // Make the assertion pass
  #100 @ (posedge clk) req <= 1;
  // Make the assertion fail
  #100 @ (posedge clk) req <= 0;
  repeat (5) @ (posedge clk);
  req <= 0;
  #10 $finish;
end
RTL_module dut (clk,req,reset,gnt);
endmodule

--- Simulation output
#include "assertion_ip.sv", 22: bind_assertion_tb.dut.U.assert_ip.req.gnt.assert:
  started at 237s failed at 243s
  Offending '((~req_ip) & gnt_ip)'
g243ns Assertion Failed
#include "assertion_ip.sv", 22: bind_assertion_tb.dut.U.assert_ip.req.gnt.assert:
  started at 243s failed at 249s
  Offending '((~req_ip) & gnt_ip)'
g249ns Assertion Failed
#include "assertion_ip.sv", 22: bind_assertion_tb.dut.U.assert_ip.req.gnt.assert:
  started at 249s failed at 255s
  Offending '((~req_ip) & gnt_ip)'
g255ns Assertion Failed
#include "assertion_ip.sv", 22: bind_assertion_tb.dut.U.assert_ip.req.gnt.assert:
  started at 255s failed at 261s
  Offending '((~req_ip) & gnt_ip)'
g261ns Assertion Failed
$finish called from file "bind_assertion_tb.sv", line 26.

10 System tasks and system functions

10.0.1 Simulation control tasks

- $stop(). The $stop system task causes simulation to be suspended.
- $finish(). The $finish system task causes the simulator to exit and pass control back
to the host operating system.
• \$exit(). The \$exit control task waits for all program blocks to complete, and then makes an implicit call to \$finish. A program block may terminate the threads of all its initial procedures as well as all of their descendents explicitly by calling the \$exit system task.

10.1 Simulation time functions

The following system functions provide access to current simulation time:

• \$time. The \$time system function returns an integer that is a 64-bit time, scaled to the time unit of the module that invoked it.

• \$sttime. The \$sttime system function returns an unsigned integer that is a 32-bit time, scaled to the time unit of the module that invoked it. If the actual simulation time does not fit in 32 bits, the low order 32 bits of the current simulation time are returned.

• \$realtime. The \$realtime system function returns a real number time that is scaled to the time unit of the module that invoked it.

10.2 Math functions

10.2.1 Integer math functions

• \$clog2. The system function \$clog2 should return the ceiling of the log base 2 of the argument (the log rounded up to an integer value). The argument can be an integer or an arbitrary sized vector value. The argument should be treated as an unsigned value, and an argument value of 0 should produce a result of 0.

10.2.2 Real math functions

Here below are listed only the most common functions:

• \$ln(x). Natural logarithm.

• \$log10(x). Decimal logarithm.

• \$exp(x). Exponential.

• \$sqrt(x). Square root.

• \$pow(x,y). x**y.

10.3 Severity tasks

SystemVerilog provides special text messaging system tasks that can be used to flag various exception conditions. The tasks are defined as follows:

• \$fatal. It should generate a run-time fatal error, which terminates the simulation with an error code. Calling \$fatal results in an implicit call to \$finish.

• \$error. It should be a run-time error.

• \$warning. It should be a run-time warning.

• \$info. It should indicate that the message carries no specific severity
10.4 Assertion tasks

10.4.1 Assertion control tasks

SystemVerilog provides the following three system tasks to control the evaluation of assertion statements:

- **$assertoff**. It should stop the checking of all specified assertions until a subsequent $asserton. An assertion that is already executing, including execution of the pass or fail statement, is not affected. In the case of a deferred assertion, currently queued reports are not flushed and may still mature, though further checking is prevented until the $asserton. In the case of a pending procedural assertion instance, currently queued instances are not flushed and may still mature, though no new instances may be queued until the $asserton.

- **$assertkill**. It should abort execution of any currently executing specified assertions and then stop the checking of all specified assertions until a subsequent $asserton. This also flushes any queued pending reports of deferred assertions or pending procedural assertion instances that have not yet matured.

- **$asserton**. It should reenable the execution of all specified assertions.

10.4.2 Assertion system functions

Assertions are commonly used to evaluate certain specific characteristics of a design implementation, such as whether a particular signal is “one-hot”. The following system functions are included to facilitate such common assertion functionality:

- **$onehot**. It returns true if 1 and only 1 bit of expression is high.

- **$onehot0**. It returns true if at most 1 bit of expression is high.

- **$isunknown**. It returns true if any bit of the expression is X or Z.
Bibliography


