polito.it
Politecnico di Torino (logo)
Webthesis
Libraries

List of theses with "Delledonne, Elia as relator"

Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Group by: Date | No Grouping
Jump to: 18 December 2020
Number of items: 1.

18 December 2020

[img] Federico Pozzana. RISC-V : an FPGA implementation for general purpose prototyping hardware. Rel. Guido Masera, Elia Delledonne, Fabrizio Fraternali. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering), 2020

This list was generated on Sat Mar 15 20:08:21 2025 CET.