polito.it
Politecnico di Torino (logo)
Webthesis
Libraries

Thesis by Garg, Aditya

Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Group by: Item Type | No Grouping
Jump to: Thesis
Number of items: 1.

Thesis

[img] Aditya Garg. Analysis and Mitigation of Single Event Transients (SET) effect on RISC-V based FPGA. Rel. Luca Sterpone. Politecnico di Torino, Master of science program in Computer Engineering, 2024

This list was generated on Mon Jan 19 19:57:00 2026 CET.