Logo Politecnico di Torino
ENIT
WebThesis

Analysis and Mitigation of Single Event Transients (SET) effect on RISC-V based FPGA

Aditya Garg

Analysis and Mitigation of Single Event Transients (SET) effect on RISC-V based FPGA.

Rel. Luca Sterpone. Politecnico di Torino, Master of science program in Computer Engineering, 2024