Politecnico di Torino (logo)

Thesis by Forno, Evelina

Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Group by: Item Type | No Grouping
Jump to: Thesis
Number of items: 1.


[img] Evelina Forno. Design of a parallel hardware architecture for Quantum Annealing Algorithm acceleration. Rel. Andrea Acquaviva, Gianvito Urgese. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Informatica (Computer Engineering), 2018

This list was generated on Sat Dec 9 22:36:24 2023 CET.