polito.it

Login

Webthesis
Libraries

Thesis by Forno, Evelina

Group by: Item Type | No Grouping

Number of items: 1.

Evelina Forno. Design of a parallel hardware architecture for Quantum Annealing Algorithm acceleration. Rel. Andrea Acquaviva, Gianvito Urgese. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Informatica (Computer Engineering), 2018

This list was generated on Sat Jun 21 19:56:41 2025 CEST.

Contacts