Sergio Mazzola
ISA extensions in the Snitch Processor for Signal Processing.
Rel. Alberto Macii, Luca Benini, Samuel Riedel, Matheus De Araujo Cavalcante. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Informatica (Computer Engineering), 2021
|
Preview |
PDF (Tesi_di_laurea)
- Tesi
Licenza: Creative Commons Attribution Non-commercial No Derivatives. Download (1MB) | Preview |
Abstract
The last decades have seen a growing interest for data processing in power-constrained environments with strict timing requirements. The leading examples of such a trend are mobile devices, particularly striving for high performance in media applications. Smartphones cameras feature image sensors with tens of millions of pixels, imposing huge image and video processing loads to be handled with tight power budgets, often in real-time. However, the nature of such loads and their inherent parallelism can be exploited to meet power and timing constraints. To this end, specialized platforms called image signal processors (ISPs) have increasingly gained attention, with their highly parallel architectures and domain-specific instructions.
Several architectures for L1-shared clusters have been developed
Relatori
Anno Accademico
Tipo di pubblicazione
Numero di pagine
Corso di laurea
Classe di laurea
Ente in cotutela
Aziende collaboratrici
URI
![]() |
Modifica (riservato agli operatori) |
