Giacomo Sansone
From Gated-SSA to Out-of-Order Dataflow Circuits.
Rel. Mariagrazia Graziano. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Informatica (Computer Engineering), 2025
|
Preview |
PDF (Tesi_di_laurea)
- Tesi
Licenza: Creative Commons Attribution Non-commercial No Derivatives. Download (7MB) | Preview |
Abstract
In the past 10 years, both companies and universities started pushing to have working and reliable High Level Synthesis tools. This is a mandatory step for the spread and success of FPGAs across many industries: people without a hardware background are supposed to be able to rely on these tools, thus adopting a framework which allows them to deploy hardware starting from what they are more comfortable with, software. Two main paradigms arose: static-HLS instantiates a datapath to perform computation and a controller to steer the data and the execution flow. While this approach is intuitive and pragmatic, it lacks flexibility, since the scheduling of operations is decided at compile-time.
This results from the purely static nature of the approach
Relatori
Anno Accademico
Tipo di pubblicazione
Numero di pagine
Corso di laurea
Classe di laurea
Ente in cotutela
Aziende collaboratrici
URI
![]() |
Modifica (riservato agli operatori) |
