Marcello Neri
Design of a fault tolerant instruction decode stage in RISC-V core against soft and hard errors.
Rel. Stefano Di Carlo, Alessandro Savino, Maurizio Martina, Guido Masera, Luca Maria Cassano. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering), 2021
|
Preview |
PDF (Tesi_di_laurea)
- Tesi
Licenza: Creative Commons Attribution Non-commercial No Derivatives. Download (1MB) | Preview |
Abstract
Failures in electronic devices caused by radiation is one of the most challenging is-sues arising in the last decades. Nowadays, the radiation effects are crucial not only in the space environment, but also at the sea level, since transistor downscaling is affecting the characteristics of the integrated circuits. When operating in hostile environments, solid-state devices and integrated circuits may be directly struck by photons, electrons, protons, neutrons, heavy ions, or alpha particles causing alteration of their electrical properties. This puts at risk the reliability and integrity of thosedevices, leading also to possible catastrophic consequences if they occur in safety critical applications.
The international standard IEC 61508 sets the requirements thata safety-related system must meet in order to be classified and certified according to its reliability level
Relatori
Anno Accademico
Tipo di pubblicazione
Numero di pagine
Corso di laurea
Classe di laurea
Aziende collaboratrici
URI
![]() |
Modifica (riservato agli operatori) |
