ENIT
WebThesis Logo Politecnico di Torino

RISC-V : an FPGA implementation for general purpose prototyping hardware

Federico Pozzana

RISC-V : an FPGA implementation for general purpose prototyping hardware.

Rel. Guido Masera, Elia Delledonne, Fabrizio Fraternali. Politecnico di Torino, Master of science program in Electronic Engineering, 2020