Browse by Relators
![[up]](/style/images/multi_up.png)
Up a levelGroup by: Date | No Grouping
Jump to: 15 December 2023
Number of items: 2.
15 December 2023
-
Davide Bolognesi.
5G protocol stack downlink simulation acceleration via Xilinx Alveo U280 FPGA.
Rel. Luciano Lavagno, Mihai Teodor Lazarescu, Nasir Ali Shah. Politecnico di Torino, Master of science program in Computer Engineering, 2023
-
Detian Liu.
5G protocol stack simulation acceleration via FPGA.
Rel. Luciano Lavagno, Mihai Teodor Lazarescu, Nasir Ali Shah. Politecnico di Torino, Master of science program in Electronic Engineering, 2023
