Tesi

• Arianna Presepi. FPGA implementation, development and testing of synthesizable thermal, flicker and RTN noise System Verilog models. Rel. Mario Roberto Casu. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering), 2026
  

  

  Preview