polito.it

Login

Webthesis
Libraries

Thesis by Bolognesi, Davide

Group by: Item Type | No Grouping

Number of items: 1.

Davide Bolognesi. 5G protocol stack downlink simulation acceleration via Xilinx Alveo U280 FPGA. Rel. Luciano Lavagno, Mihai Teodor Lazarescu, Nasir Ali Shah. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Informatica (Computer Engineering), 2023

This list was generated on Sun May 19 00:52:54 2024 CEST.

Contacts