ITEN
WebThesis Logo Politecnico di Torino

Architectural design of a configurable hardware accelerator for neural network processing

Francesco Vaiana

Architectural design of a configurable hardware accelerator for neural network processing.

Rel. Andrea Calimera. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Informatica (Computer Engineering), 2018