Davide Perticone
Development of a Software Interconnection for High-Level CPU Models Interoperability.
Rel. Luciano Lavagno. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Informatica (Computer Engineering), 2023
Abstract
A microarchitectural model of a CPU system is a software used to simulate the internal structure and behavior of a CPU’s microarchitecture. They are used to simulate and predict the performance of a CPU under a variety of conditions, such as different workloads and clock frequencies. These models are complex and necessitate a significant amount of computational resources and technical expertise to develop, implement and maintain. When developing different CPU’s, it is of paramount importance that the related models ensure interoperability within each other. This allows reducing the development costs of new CPUs’ models as well as guaranting faster exploratory studies.
The objective of this internship is to ensure the interoperability and connect two of the performance models maintained at Arm
Relatori
Anno Accademico
Tipo di pubblicazione
Numero di pagine
Informazioni aggiuntive
Corso di laurea
Classe di laurea
Ente in cotutela
Aziende collaboratrici
URI
![]() |
Modifica (riservato agli operatori) |
