Machine Learning for the generation of vias in Integrated Circuits
Rehan Razzaque Rajput
Machine Learning for the generation of vias in Integrated Circuits.
Rel. Andrea Calimera. Politecnico di Torino, Corso di laurea magistrale in Ict For Smart Societies (Ict Per La Società Del Futuro), 2020
