Angelina Marra
Hierarchical Architecture of 2D-CNN Accelerator: Leveraging High-Level Design and Embedded Scalable Platfrom (ESP).
Rel. Mario Roberto Casu, Luca Urbinati. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering), 2024
|
PDF (Tesi_di_laurea)
- Tesi
Licenza: Creative Commons Attribution Non-commercial No Derivatives. Download (4MB) | Preview |
Abstract: |
Starting from the existing sequential architecture of a 2D CNN accelerator, the hiercarchical architecture has been implemented, tested and deployed on a FPGA (profpga-xc7v2000t), leveraging High-Level Design and Embedded Scalable Platform (ESP). |
---|---|
Relators: | Mario Roberto Casu, Luca Urbinati |
Academic year: | 2024/25 |
Publication type: | Electronic |
Number of Pages: | 80 |
Subjects: | |
Corso di laurea: | Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering) |
Classe di laurea: | New organization > Master science > LM-29 - ELECTRONIC ENGINEERING |
Aziende collaboratrici: | UNSPECIFIED |
URI: | http://webthesis.biblio.polito.it/id/eprint/33065 |
Modify record (reserved for operators) |