Design and implementation of a RISC-V processor including security features
Behnam Farnaghinejad
Design and implementation of a RISC-V processor including security features.
Rel. Edgar Ernesto Sanchez Sanchez, Stefano Di Carlo. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering), 2024
