This Master thesis work is done in collaboration with Silicon Mitus. Objective of this work is to demonstrate that a tool for High Level Synthesis, taking as input an high level description of a FIR filter, can automatically generates an RTL architecture that is competitive in terms of area and power with respect to a product developed with the traditional HDL design.