![]() | Livello precedente |
Claudia Golino.
Bus Network Integration for Enhanced SoC Performance and Power Consumption - Optimization of Tailored On-chip Interconnection for Low Power Digital System.
Rel. Guido Masera. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering), 2023