Thesis

• Antonino Catanese. Design and Development of a DSP Accelerators Array in a FPGA-based Clustered Architecture for Space Applications. Rel. Maurizio Zamboni. Politecnico di Torino, Master of science program in Electronic Engineering, 2022
  

  

  Preview