polito.it
Politecnico di Torino (logo)

Thesis by Anzalone, Erik

Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Group by: Item Type | No Grouping
Number of items: 1.

[img] Erik Anzalone. Design and Implementation of efficient low power Hardware accelerators for Deep Learning Neural Networks. Rel. Guido Masera, Maurizio Martina. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering), 2019

This list was generated on Sun Apr 20 19:24:43 2025 CEST.