polito.it
Politecnico di Torino (logo)

Efficient FPGA implementation of High-Performance Computing applications via High-Level Synthesis

Qinglang Guo

Efficient FPGA implementation of High-Performance Computing applications via High-Level Synthesis.

Rel. Luciano Lavagno. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering), 2018

[img]
Preview
PDF (Tesi_di_laurea) - Tesi
Document access: Anyone
Licenza: Creative Commons Attribution Non-commercial No Derivatives.

Download (1MB) | Preview
Abstract:

Efficient FPGA implementation of High-Performance Computing applications via High-Level Synthesis

Relators: Luciano Lavagno
Academic year: 2017/18
Publication type: Electronic
Number of Pages: 61
Subjects:
Corso di laurea: Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering)
Classe di laurea: New organization > Master science > LM-29 - ELECTRONIC ENGINEERING
Aziende collaboratrici: UNSPECIFIED
URI: http://webthesis.biblio.polito.it/id/eprint/7573
Modify record (reserved for operators) Modify record (reserved for operators)