Francesca Franzese
Development of demo designs for VE2302-DK based on AMD Versal Edge adaptive SoC VE2302.
Rel. Mario Roberto Casu, Maurizio Cignetti. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering), 2025
|
Preview |
PDF (Tesi_di_laurea)
- Tesi
Licenza: Creative Commons Attribution Non-commercial No Derivatives. Download (15MB) | Preview |
Abstract
The AMD Versal™ architecture is a heterogeneous compute platform that combines programmable logic (PL), processing system (PS), and AI Engines-ML (AIE-ML), along with leading-edge memory and interfacing technologies. The Versal™ adaptive SoCs family delivers powerful acceleration to support a variety of applications in embedded systems. This thesis aims to develop a demo design for VE2302-DK by Avnet, based on AMD Versal Edge adaptive SoC VE2302. This design consists in a Linux-based system running on AI Engine, PS, and PL. The design implements a simple image processing system based on the bilinear interpolation algorithm, which can be used, for example, as a pre-processing stage for AI models.
The AI Engine domain contains a graph consisting of a bilinear interpolation kernel
Relatori
Anno Accademico
Tipo di pubblicazione
Numero di pagine
Corso di laurea
Classe di laurea
Aziende collaboratrici
URI
![]() |
Modifica (riservato agli operatori) |
