Logo Politecnico di Torino
ENIT
WebThesis

Hardware Acceleration of AdderNet via High-Level Synthesis for FPGA

Valentina Marino

Hardware Acceleration of AdderNet via High-Level Synthesis for FPGA.

Rel. Luciano Lavagno. Politecnico di Torino, Master of science program in Electronic Engineering, 2024