Lavinia Comerro
Optimizing FPGA Performance: Leveraging the Razor Technique in Digital Design.
Rel. Luciano Lavagno, Filippo Minnella. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering), 2024
|
Preview |
PDF (Tesi_di_laurea)
- Tesi
Licenza: Creative Commons Attribution Non-commercial No Derivatives. Download (2MB) | Preview |
Abstract
As silicon integration technology advances and clock frequencies increase, optimizing power and reaching high performances has become crucial in developing Embedded Systems and Systems on Chip (SoC). Field-Programmable Gate Arrays (FPGAs) are semiconductors that offer high flexibility as they can be reprogrammed after manufacturing, offering lower design cost and customization for specific applications. However, this flexibility comes at a price - FPGAs are less performance and energy efficient. Therefore, to achieve significant performance improvements, it is necessary to rely on architectural modifications and technology scaling of digital designs to operate beyond conventional safety limits. Typically, FPGA systems provide large timing guard bands during the design phase to guarantee safe operation across manufacturing and design.
In order to achieve the demand power and performance levels, it is feasible to operate above these limits, acknowledging the possibility of errors occurring within the design and then implementing a technique for error detection and correction
Tipo di pubblicazione
URI
![]() |
Modifica (riservato agli operatori) |
