Adding of a vector co-processor on an open-source RISC-V core for cryptographic algorithms execution
Corentin Marais
Adding of a vector co-processor on an open-source RISC-V core for cryptographic algorithms execution.
Rel. Carlo Ricciardi. Politecnico di Torino, Master of science program in Nanotechnologies For Icts, 2023
