Pietro Venditti
Exploring Innovative Feedback Engines for Memory Prediction.
Rel. Mariagrazia Graziano. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering), 2023
Abstract
Technology improvements and new architectural trends have led to a remarkable increase in processors’ performances. In particular, faster processor execution time requires memories to keep up with its speed. Otherwise, these would become the bottleneck in performance improvement. However, the technological progress has not yielded such a raise in memory performance, increasing the impact of memory latency as a bottleneck in performance improvements. In order to reduce the e
Relatori
Anno Accademico
Tipo di pubblicazione
Numero di pagine
Informazioni aggiuntive
Corso di laurea
Classe di laurea
Ente in cotutela
Aziende collaboratrici
URI
![]() |
Modifica (riservato agli operatori) |
