polito.it
Politecnico di Torino (logo)

Design of a Low Cost Single Gate Planar Junctionless Transistor over FD-SOI Wafer

Arian Nowbahari

Design of a Low Cost Single Gate Planar Junctionless Transistor over FD-SOI Wafer.

Rel. Matteo Cocuzza. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering), 2019

[img]
Preview
PDF (Tesi_di_laurea) - Tesi
Licenza: Creative Commons Attribution Non-commercial No Derivatives.

Download (10MB) | Preview
Abstract:
Relators: Matteo Cocuzza
Academic year: 2019/20
Publication type: Electronic
Number of Pages: 122
Subjects:
Corso di laurea: Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering)
Classe di laurea: New organization > Master science > LM-29 - ELECTRONIC ENGINEERING
Ente in cotutela: University of South-Eastern Norway (NORVEGIA)
Aziende collaboratrici: UNSPECIFIED
URI: http://webthesis.biblio.polito.it/id/eprint/12543
Modify record (reserved for operators) Modify record (reserved for operators)