Emanuele Canessa
High-Energy Physics Fault Tolerance Metrics and Testing Methodologies for SRAM-based FPGAs - A case of study based on the Xilinx Triple Modular Redundancy (TMR) Subsystem.
Rel. Marco Parvis, Michelangelo Agnello. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering), 2018
|
PDF (Tesi_di_laurea)
- Tesi
Licenza: Creative Commons Attribution Non-commercial No Derivatives. Download (3MB) | Preview |
Abstract: |
The thesis work is carried out in collaboration with the ALICE Inner Tracking System (ITS) group which is in charge of the construction of a new ITS detector that will operate in the ALICE experiment installed at the CERN Large Hadron Collider. The study and optimization of different clocking techniques applicable to the Xilinx Kintex Ultrascale SRAM-based FPGA will be crucial for this reaserch. The main goal of this thesis is to define testing methodologies and metrics for the characterization of soft core processors. This work is applied to the Xilinx Triple Modular Redundancy Subsystem IP from Xilinx. |
---|---|
Relatori: | Marco Parvis, Michelangelo Agnello |
Anno accademico: | 2017/18 |
Tipo di pubblicazione: | Elettronica |
Numero di pagine: | 115 |
Soggetti: | |
Corso di laurea: | Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering) |
Classe di laurea: | Nuovo ordinamento > Laurea magistrale > LM-29 - INGEGNERIA ELETTRONICA |
Aziende collaboratrici: | NON SPECIFICATO |
URI: | http://webthesis.biblio.polito.it/id/eprint/7535 |
Modifica (riservato agli operatori) |