ITEN
WebThesis Logo Politecnico di Torino

Implementation of a hardware accelerator for Deep Neural Networks based on Sparse Representations of Feature Maps

Yu Hao

Implementation of a hardware accelerator for Deep Neural Networks based on Sparse Representations of Feature Maps.

Rel. Maurizio Martina. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering), 2022