 | Livello precedente |
Hubert Couston.
Verification, Identification and Elimination of parasitic structures in an integrated circuit to avoid unwanted triggering that could induce premature failures = Verification, Identification and Elimination of parasitic structures in an integrated circuit to avoid unwanted triggering that could induce premature failures.
Rel. Carlo Ricciardi, Johan Bourgeat, Quentin Rafhay. Politecnico di Torino, Corso di laurea magistrale in Nanotechnologies For Icts (Nanotecnologie Per Le Ict), 2019
Eccetto ove diversamente specificato, i contenuti di questo sito sono rilasciati sotto 
Licenza Creative Commons - Attribuzione 3.0 Italia.
Powered by Eprints 3 - customization and management by Politecnico di Torino.
