polito.it
Politecnico di Torino (logo)

Thesis by Valente, Simone

Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Group by: Item Type | No Grouping
Jump to: Thesis
Number of items: 1.

Thesis

Simone Valente. Generalized UVM testbench framework for verification of eFPGA devices. Rel. Guido Masera. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering), 2023

This list was generated on Tue May 14 08:46:16 2024 CEST.