polito.it
Politecnico di Torino (logo)
Webthesis
Libraries

Thesis by Vaiana, Francesco

Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Group by: Item Type | No Grouping
Number of items: 1.

Francesco Vaiana. Architectural design of a configurable hardware accelerator for neural network processing. Rel. Andrea Calimera. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Informatica (Computer Engineering), 2018

This list was generated on Wed May 15 02:10:07 2024 CEST.