polito.it
Politecnico di Torino (logo)
Webthesis
Libraries

System-level Design of a Latency-insensitive RISC-V Microprocessor and Optimization via High-level Synthesis

Robert Margelli

System-level Design of a Latency-insensitive RISC-V Microprocessor and Optimization via High-level Synthesis.

Rel. Luciano Lavagno. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Informatica (Computer Engineering), 2017

[img]
Preview
 PDF (Tesi_di_laurea) - Tesi
Licenza: Creative Commons Attribution Non-commercial No Derivatives.
Download (1MB) | Preview
Abstract:

System-level Design of a Latency-insensitive RISC-V Microprocessor and Optimization via High-level Synthesis
Relators: Luciano Lavagno
Academic year: 2017/18
Publication type: Electronic
Number of Pages: 79
Subjects:
Corso di laurea: Corso di laurea magistrale in Ingegneria Informatica (Computer Engineering)
Classe di laurea: New organization > Master science > LM-32 - COMPUTER SYSTEMS ENGINEERING
Ente in cotutela: Columbia University (STATI UNITI D'AMERICA)
Aziende collaboratrici: UNSPECIFIED
URI: http://webthesis.biblio.polito.it/id/eprint/6438
Modify record (reserved for operators) Modify record (reserved for operators)