Milad Faiyazi Farkhad
Testing and Validation of a Hardware Accelerator for Tensor Core Units in AI Applications.
Rel. Matteo Sonza Reorda, Josie Esteban Rodriguez Condia, Juan David Guerrero Balaguera. Politecnico di Torino, Master of science program in Electronic Engineering, 2026
|
Preview |
PDF (Tesi_di_laurea)
- Thesis
Licence: Creative Commons Attribution Non-commercial No Derivatives. Download (1MB) | Preview |
Abstract
This thesis presents a structured methodology for testing and validating a hardware accelerator for TCUs, with a focus on fault coverage analysis using ATPG. The architecture under study consists of six DPUs designed for matrix multiplication in AI applications. The verification flow begins with RTL simulation in QuestaSim, followed by synthesis using Synopsys DC and gate-level validation to ensure functional equivalence. ATPG is conducted using Synopsys TetraMAX, applying SA fault models to assess test coverage. Specific configuration settings are used to generate deterministic patterns and export external test vectors for further analysis. A key contribution of this work is the classification and analysis of undetected faults, categorized as NC and NO.
These represent functionally untestable faults due to limited controllability or observability
Relators
Academic year
Publication type
Number of Pages
Course of studies
Classe di laurea
URI
![]() |
Modify record (reserved for operators) |
