DEVELOPMENT OF A RISC-VMICROPROCESSOR FOR ASIC INTEGRATION - WebThesis

WebThesis

DEVELOPMENT OF A RISC-VMICROPROCESSOR FOR ASIC INTEGRATION

Quentin Jean Raoul Thibaud Madariaga

DEVELOPMENT OF A RISC-VMICROPROCESSOR FOR ASIC INTEGRATION.

Rel. Carlo Ricciardi. Politecnico di Torino, Master of science program in Nanotechnologies For Icts, 2022

[thumbnail of Tesi_di_laurea]

Preview

PDF (Tesi_di_laurea) - Thesis
Licence: Creative Commons Attribution Non-commercial No Derivatives.
Download (1MB) | Preview

Abstract

Full development of a riscV processor using the TSMC 130nm node

Publication type

Electronic

URI

https://webthesis.biblio.polito.it/id/eprint/24799

Modify record (reserved for operators)

Modify record (reserved for operators)