Interfacing a Neuromorphic Coprocessor with a RISC-V Architecture
Andrea Spitale
Interfacing a Neuromorphic Coprocessor with a RISC-V Architecture.
Rel. Gianvito Urgese, Evelina Forno. Politecnico di Torino, Master of science program in Computer Engineering, 2021
