polito.it
Politecnico di Torino (logo)

Proximity-based resource sharing in high level synthesis for FPGAs

Roberta Priolo

Proximity-based resource sharing in high level synthesis for FPGAs.

Rel. Luciano Lavagno. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering), 2019

[img]
Preview
PDF (Tesi_di_laurea) - Tesi
Document access: Anyone
Licenza: Creative Commons Attribution Non-commercial No Derivatives.

Download (1MB) | Preview
Abstract:

Resource sharing is a well known and commonly used method employed during the design of a circuit in order to reduce its area. Usually this happens to the expense of the delay of the involved path that, if corresponding to the critical path, may affect the minimum clock period. The goal of this thesis is to prove that applying a smart resource sharing to the biggest units of the circuit, it is possible to achieve better results in terms of both area and clock period. The smart resource sharing solution that has been employed in this project relies on proximity. The algorithm is based on the belief that a cluster of units placed closer to each other should be replaced by one shared unit, while units that are located further apart should use different resources. This process leads to shorter connection wires that result into less area occupancy and, hopefully, shorter delays.

Relators: Luciano Lavagno
Academic year: 2019/20
Publication type: Electronic
Number of Pages: 143
Subjects:
Corso di laurea: Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering)
Classe di laurea: New organization > Master science > LM-29 - ELECTRONIC ENGINEERING
Ente in cotutela: UPC Universitat Polit├Ęcnica de Catalunia (SPAGNA)
Aziende collaboratrici: UNSPECIFIED
URI: http://webthesis.biblio.polito.it/id/eprint/13232
Modify record (reserved for operators) Modify record (reserved for operators)