polito.it

Login

Webthesis
Libraries

Thesis by Xie, Chen

Group by: Item Type | No Grouping

Number of items: 1.

Chen Xie. Hardware Accelerator for LSTM Neural Networks using High-Level Synthesis. Rel. Massimo Poncino, Daniele Jahier Pagliari. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering), 2020

This list was generated on Mon May 20 10:26:40 2024 CEST.

Contacts