polito.it
Politecnico di Torino (logo)
Webthesis
Libraries

List of theses with "Ottavi, Marco as relator"

Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Group by: Date | No Grouping
Jump to: 28 July 2020
Number of items: 1.

28 July 2020

[img] Antonia Ieva. Speed-up of RISC-V core using Logic-In-Memory operations. Rel. Marco Vacca, Marco Ottavi. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering), 2020

This list was generated on Sat May 18 16:28:46 2024 CEST.