polito.it
Politecnico di Torino (logo)
Webthesis
Libraries

Thesis by Ieva, Antonia

Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Group by: Item Type | No Grouping
Jump to: Thesis
Number of items: 1.

Thesis

[img] Antonia Ieva. Speed-up of RISC-V core using Logic-In-Memory operations. Rel. Marco Vacca, Marco Ottavi. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering), 2020

This list was generated on Sun May 19 20:30:26 2024 CEST.