ITEN
WebThesis Logo Politecnico di Torino

Efficient FPGA implementation of High-Performance Computing applications via High-Level Synthesis

Qinglang Guo

Efficient FPGA implementation of High-Performance Computing applications via High-Level Synthesis.

Rel. Luciano Lavagno. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering), 2018

[thumbnail of Tesi_di_laurea]
Preview
 PDF (Tesi_di_laurea) - Tesi
Licenza: Creative Commons Attribution Non-commercial No Derivatives.
Download (1MB) | Preview

Abstract

Efficient FPGA implementation of High-Performance Computing applications via High-Level Synthesis

Relatori

Luciano Lavagno

Tipo di pubblicazione

Elettronica

URI

https://webthesis.biblio.polito.it/id/eprint/7573
Modifica (riservato agli operatori) Modifica (riservato agli operatori)
Logo Politecnico di Torino