
Luca Cetino
Evaluation of FPGA-based In-band Telemetry Methodologies for the Responsible Internet.
Rel. Riccardo Sisto, Fulvio Valenza. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Informatica (Computer Engineering), 2025
|
PDF (Tesi_di_laurea)
- Tesi
Licenza: Creative Commons Attribution. Download (4MB) | Preview |
Abstract: |
As digital infrastructures become increasingly critical to society, concerns over their trustworthiness and reliability have gained attention among European policymakers. The concept of Responsible Internet emerges as the next pivotal phase in their evolution, underlining the necessity of transparency in networks granting both critical service providers and everyday users the ability to know where the data flows they inject into the network are routed and which chain of providers handles them. To achieve such a goal and contribute to dismantling the black box nature of networks, we explored In-band Network Telemetry, a framework for collecting fine-grained metadata about the network's state with low and fixed transmission overhead. This technique relies on programmable data planes supported by modern yet uncommon network devices, such as the FPGA-based SmartNICs. It modifies packet processing by embedding telemetry operations into the forwarding plane, thus enabling telemetry data collection without the need for network sampling. In this thesis, our focus was on developing data plane telemetry solutions utilizing the P4 programming language, which allows for the flexible programming of network devices, such as FPGAs, to enable custom packet processing and real-time telemetry data collection directly in the forwarding plane. Experimental validation was conducted within the FABRIC International Testbed, which enables research at scale across scientific domains. This work contributes to bridging the gap between network transparency and practical deployment, leveraging cutting-edge testbed environments and paving the way for more transparent and accountable infrastructures. |
---|---|
Relatori: | Riccardo Sisto, Fulvio Valenza |
Anno accademico: | 2024/25 |
Tipo di pubblicazione: | Elettronica |
Numero di pagine: | 93 |
Soggetti: | |
Corso di laurea: | Corso di laurea magistrale in Ingegneria Informatica (Computer Engineering) |
Classe di laurea: | Nuovo ordinamento > Laurea magistrale > LM-32 - INGEGNERIA INFORMATICA |
Ente in cotutela: | University of Amsterdam - Informatics Institute - MNS research group (PAESI BASSI) |
Aziende collaboratrici: | Universiteit van Amsterdam |
URI: | http://webthesis.biblio.polito.it/id/eprint/35470 |
![]() |
Modifica (riservato agli operatori) |