
Francesco Dupre'
Hardware and firmware tuning for point cloud object detection in embedded systems.
Rel. Luciano Lavagno. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering), 2025
|
PDF (Tesi_di_laurea)
- Tesi
Licenza: Creative Commons Attribution Non-commercial No Derivatives. Download (6MB) | Preview |
Abstract: |
Object detection in point clouds is a central aspect of many robotics applications such as autonomous driving. Real-time technologies require very high speed devices and demand low complexity algorithms, at the expense of accuracy. In this study we consider the trade-off between inference time and accuracy of an object detection model. In particular, our purpose is to answer the following question: how much can we reduce the inference time of said algorithm maintaining a sufficient accuracy and keep satisfactory performance? To solve this problem we exploit the PointPillars algorithm, an encoder that utilizes PointNets to learn a representation of point clouds organized in vertical columns (pillars), which outperforms many other methods with respect to both speed and accuracy by a large margin. Tuning is applied to some parameters of this model, such as the number of filters of the feature encoder and the number of layers of the backbone, without changing its global structure. Through training and testing performed with the KITTI benchmark, we obtain the trends of the accuracy versus inference time relations along the applied modifications. Studying these tendency functions, we extrapolate the optimal solution which lowers the validation time without significantly reducing the performance. This solution consists in the reduction in the amount of layers in the backbone, and in the number of up-sample filters at its output. On this basis, after building the environment to work on Nvidia Jetson Nano, an embedded system that contains a GPU for high-performance computing tasks, future work could concentrate on applying the improved model to this machine, with the aim of analysing its power efficiency and performance. |
---|---|
Relatori: | Luciano Lavagno |
Anno accademico: | 2024/25 |
Tipo di pubblicazione: | Elettronica |
Numero di pagine: | 85 |
Soggetti: | |
Corso di laurea: | Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering) |
Classe di laurea: | Nuovo ordinamento > Laurea magistrale > LM-29 - INGEGNERIA ELETTRONICA |
Ente in cotutela: | Instituto Politecnico de Coimbra (PORTOGALLO) |
Aziende collaboratrici: | INSTITUTO POLITECNICO DE COIMBRA |
URI: | http://webthesis.biblio.polito.it/id/eprint/35297 |
![]() |
Modifica (riservato agli operatori) |