Hardware Acceleration of AdderNet via High-Level Synthesis for FPGA
Valentina Marino
Hardware Acceleration of AdderNet via High-Level Synthesis for FPGA.
Rel. Luciano Lavagno. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering), 2024
